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Abstract
Cochlear implants, or bionic ears, restore hearing to the profoundly deaf by bypassing
missing inner-ear hair cells in the cochlea and electrically stimulating the auditory
nerve. For miniaturized cochlear implants, including behind-the-ear (BTE) models,
power consumption is the chief factor in determining cost and patient convenience.
This thesis reports on the design of a low-power bionic ear system by address-
ing three critical signal and power processing subsystems in low-cost CMOS ICs.
First, the design of a low-power current-mode front-end for subminiature microphones
demonstrates 78dB dynamic range performance with attention to RF noise and supply
immunity. Second, hearing-impaired patients need strategies that decide intelligently
between listening conditions in speech or noise. This work describes an automatic
gain control (AGC) design which uses programmable hybrid analog-digital current-
mode feedback to implement a dual-loop strategy, a well-known algorithm for speech
in noisy environments. The AGC exhibits level-invariant. stability, programmable
time constants and consumes less than 36pW. Third, a feedback-loop technique is
explored for analyzing and designing RF power links for transcutaneous bionic ear
systems. Using feedback tools to minimize algebraic manipulations, this work demon-
strates conditions for optimal voltage and power transfer functions. This theory is
applied to a bionic implant system designed for load power consumptions in the 1mW
- 10mW range, a low-power regime not significantly explored in prior designs. Link
efficiencies of 74% and 54% at 1-mm and 10-mm coil separations, respectively, are
measured, in good agreement with theoretical predictions.
A full cochlear implant system with signal and power processing is explored incor-
porating the front-end, AGC, and RF power link, as well as analog signal processing
channels. This design uses channel data to feedforward program the just-needed
electrode power level. My implant system consumes 3mW of power for all audio pro-
cessing and a stimulation power of 1mW. A fixed-power version of this system dissi-
pates 2.2mW for 1mW of internal stimulation power. As many commercial systems
with similar specifications consume 40mW - 80mW, this effort promises a significant
reduction in cochlear implant power consumption and cost.
Thesis Supervisor: Rahul Sarpeshkar
Title: Associate Professor, Department of Electrical Engineering and Computer Sci-
ence
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Chapter 1
Introduction
This thesis reports on progress on ongoing problems in implanted electronics for bionic
hearing prostheses. Among the myriad challenges that face implanted electronics
designers, I have chosen to focus on areas that will improve bionic implants for the
deaf. As I will describe in greater detail below, the power consumption of these devices
is the chief determining factor in unit cost. By focusing on the power consumption
of the entire system, I am making an effort to reduce the cost of cochlear implant
technology making it an accessible and economically feasible choice for more people
all over the world.
Hearing impairment affects almost 10% of individuals in the industrialized world
[1]. The design of hearing instruments is, therefore, of great importance to society.
Deaf patients with more than 70 - 80dB of hearing loss require a cochlear implant,
or bionic ear, to hear and cannot use hearing aids [2]. Cochlear implants directly
stimulate the auditory nerve with electrical current using 8 - 20 electrodes surgically
implanted as a spiralling array in the patient's cochlea.
1.1 Hearing Loss and Hearing Instruments
Various human hearing impairments require different strategies for treatment. While
a healthy listener can comfortably detect sounds over a wide dynamic range (90 to
100 dB) of sound pressure levels, damage, aging, or disease can erode this perfor-
mance. Mild to moderate hearing loss, corresponding to loss of 20 to 70 dB in tested
audibility, can be addressed with external hearing aids. Severe and profound hearing
loss, corresponding to loss of more than 70 dB in tested audibility, typically must be
addressed with cochlear implants.
A cochlear implant must perform three basic overall tasks. First, it must reduce
the dynamic range of sounds to a range that can be managed by the electronics as well
as the patient. Second, it has to process these sounds into separate forms for each
electrode, ideally to mimic the characteristics of the healthy cochlea. In addition
to a microphone input, these sound signals can include electrical feeds or wireless
telecoil signals [3]. Third, the implanted unit must stimulate the peripheral nerves
of the cochlea with pulses of current. Figure 1-1 shows how the implanted system
is configured in the body. The external unit resting behind the ear is a small and
highly integrated implementation of cochlear implant design. As miniaturized as this
system has become in the past few years, the battery continues to be the largest part
of any cochlear implant system.
1.2 Cochlear Implant Systems
Figure 1-2 outlines the basic signal processing stages used to make this possible. An
automatic gain control (AGC) circuit compresses more than 80dB of audible signal
range into 40dB - 60dB depending on the signal processing task or patient preferences.
Splitting the signal into multiple channels can be done in many ways. The simplest
method is to filter the signal into distinct frequency channels, shown in Figure 1-2 as
channel-wise processing blocks. Additional nonlinear compression is needed to map
the sound levels into the specific range for each electrode, with levels measured in a
post-surgical fitting procedure. Finally the desired stimulation current pulses, often
in a particular timing sequence, are sent to the desired electrode.
The total range of currents which will produce the desired effect in patients ranges
over a small level -- typically no more than 3dB-30dB [4]. In this sense, a broadband
AGC stage is accomplishing several necessary and related tasks: By reducing the
Transmitter\
Figure 1-1: A behind-the-ear (BTE) cochlear implant is shown. An external micro-
phone and speech processor process sound signals. A transmitter coil sends power
and data into the implanted unit which stimulates the electrode array. Figure used
with permission from the National Institute on Deafness and Other Communication
Disorders (www.nicdc.nih.gov).
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Figure 1-2: The signal processing and power transfer stages in a typical cochlear
implant system.
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dynamic range of the input signals, the AGC is beginning the process of mapping the
wide input signal range to the range of the electrodes. Furthermore, it is adapting
the range of signals such that the bulk of the signal processing stages sensitizing the
internal channels to soft or loud sounds. Whether these channels are implemented
in analog or digital technologies, they can now be low signal-to-noise ratio (SNR)
designs, and consequently, lower power [5][6][7]. Moreover, it is providing the patient
sound levels adapted to the loud and soft levels which will make sense to the listener
- an unsolved problem in hearing research [8][9][10].
Figure 1-2 only tells a small part of the cochlear implant story. Since the electrodes
are inside the body and the microphone is outside, the system must be split across
the skin at some point along the signal processing chain. A typical implant system
will put only the electrode multiplexing, bypass capacitors and electrodes inside the
body. This increases the flexibility of signal processing programming because it is
external to the body and can be readily replaced without performing surgery. This
split also helps simplify the system by requiring that only the stimulation power is
sent through the skin, an inefficient process at best [11][12].
Rapid development in cochlear implant technology is being made in many areas
simultaneously. Some of these developments are technology driven. For example, flex-
ible signal processing algorithms for the patient have grown with the deployment of
programmable digital ASICs [13]. Meanwhile, CMOS technology scaling has reduced
the power consumption of these and other front-end blocks reducing battery costs
[5] [14]. Other advances are driven by better understanding of physiological and neu-
rological considerations. For example, advances in electrode integration are making
more sophisticated stimulation possible.
There are, however, many aspects of cochlear implant devices which still require
critical improvement. A cost-benefit analysis of cochlear implants finds that im-
planted individuals benefit greatly from the devices [15]. The personal and institu-
tional costs associated with implants, however, are very high, making them unattrac-
tive to many deaf patients. The largest single cost component is the implanted unit
itself. In addition to the intensive design and verification that implanted electronics
must undergo, miniaturization of the physical design is the largest contribution of
this material cost. Therefore, this thesis will explore the possibility of designing a
cochlear implant with reduced power consumption and cost by improving the energy
efficiency of signal and power processing stages.
1.2.1 Front-End Circuits
Figure 1-3 shows several approaches to the challenge of front ends for generic sound
processors. Analog input signals, from a microphone, telecoil, or auxiliary electrical
input are first amplified to the appropriate voltage or current level by a preamplifier.
Wide-dynamic-range microphone signals can be very small and require low-noise,
high-PSRR performance from the preamplifier. Wide-band supply interference is a
problem for both analog and digital signal processing systems: In analog systems, the
rectification of a corrupted sound signal for envelope detection will mix wide-band
interference into the audio range, ruining the sensitivity of the system; In digital
systems, aliasing of out-of-band interferers will introduce undesirable tones into the
audible range.
Next, an AGC system is needed to reduce the dynamic range before expensive
signal processing tasks are performed. The dynamic range level for the processing is
referred to as the internal dynamic range (IDR). There are, understandably, several
approaches to the task of compressing the microphone dynamic range to the IDR.
In hearing instruments this step is particularly critical, since compression of sound
signals must be done carefully to avoid uncomfortably loud transients and noise-
pumping effects [8][16].
Figure 1-3a indicates an all-digital strategy requiring an A/D converter with wide
dynamic range. Figure 1-3b shows an analog AGC followed by a A/D converter only
operating on the IDR signal. Finally, Figure 1-3c shows a hybrid approach where the
gain-control loop is broken across the analog-digital boundary. Although all of the
front end architectures are used in practical applications, each of these approaches has
its own benefits and drawbacks. For example, although the all digital system (Figure
1-3a) avoids analog design blocks, improving the reconfigurability of the processing
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Figure 1-3: Audio front-end architectures with automatic gain control for reducing
dynamic range.
scheme, the A/D converter must deal with a wide dynamic range. This can consume a
great deal of power [17]. The hybrid system (Figure 1-3c) suffers from having discrete
gain levels, which can introduce noticeable transients during slow changes in sound
level [51.
This thesis will explore a low-power sense-amplifier design which provides wide-
band supply immunity with few external components. Further, this thesis will explore
and demonstrate a modular, all-analog, hybrid control AGC architecture for low-
power front ends.
1.2.2 Power Transfer to the Implanted Stimulator
Powering the implanted stimulator circuits requires transferring energy from outside
the body. Advanced cochlear implants have as many as 32 electrode sites stimulating
the auditory nerve. As signal processing technology advances, more options are avail-
able for low-power design of cochlear implants. Electrode power requirements have
only improved slowly with new algorithms and new positioning strategies so electrode
power consumption continues to be a large fraction of the total consumption. Thus,
delivering power to the implanted unit is not only critical for energy performance of
the implant, but also important in reducing the cost of future implants.
Many transcutaneous power systems struggle with obtaining reasonable efficiency
[18][19][20]. Where highly integrated power converters can approach efficiencies of
80% - 90%, inductive power links contend with much lower efficiencies, usually in
the 30% range [12][21]. While this is partly due to having a number of lossy power
processing stages in cascade the inductive link portion of the system requires further
understanding. It should be noted that cochlear implant systems must send both
data and power into the body requiring the power link to include a data transmis-
sion function. Also, back-telemetry data is also often needed to monitor electrode
performance, internal supply voltages, and other settings. If designed separately,
these systems would use many common parts that increase the size of the design and
increase the cost. To deal with these issues current designs have focused on incor-
porating solutions to both data transfer and power transfer into one design. Many
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Figure 1-4: The coupling between inductors L 1 and L 2 is modeled as two current
dependent voltage sources.
commercial and research designs have successfully incorporated both power and data
transmission systems [21] [22]. These added features can save board space but can add
restrictions to the quality of passive components, the choice of carrier, driver design
or modulation scheme.
To design efficient bionic implant systems, a better understanding of the feed-
back effect between the primary and secondary circuits is needed. Figure 1-4 shows
a simple bulk-element electrical model for an inductive link. Resistive losses in the
conductors are modeled with the series resistances, R 1 and R2. The coupling between
the conductors is modeled with current-dependent voltage sources. The mutual in-
ductance term, M, corresponds to the ratio of the flux linkage between the primary
and secondary coils, or kLLM 2. Loading in the secondary coil appears in the primary
coil due to the current dependent feedback.
As coils couple more strongly the impedance reflected from the secondary in-
creases. Without careful considerations for how this effect can reduce the perfor-
mance, driver efficiency reduces as the coupling increases [12]. This effect is counter-
intuitive and merits exploration to benefit inductive link design in general.
This thesis will explore two areas where new strategies are needed. First, a more
intuitive model of the inductive link is needed to understand the inductive link deeply.
A feedback block diagram model for the elements in the coupled resonator will allow a
simplified perspective and better understanding of the loss mechanisms for the energy
transferred across the skin flap.
Second, the design of the power driver must account for changes in the primary
circuit impedance and quality factor as the coupling between the resonators changes.
To minimize switching losses, power driver circuits must operate with zero-voltage
switching. Careful timing, dependent on the load impedances, is required. Control
strategies for Class-E and Class-D power drivers utilize fixed delay to predict the
timing of power switches.
My driver design will explore the possibility of mitigating the effects of magnetic
feedback across the inductive link. Furthermore, a clear understanding of the effect
of losses in the passive elements in the inductive link will help to improve the design
of inductive power links in general terms and over a broader range of frequencies.
1.3 Thesis Outline
Chapter 2 explores the design of current-mode sense amplifier topology suited for a
low-power mixed signal environment. Two low-power automatic gain control (AGC)
designs are explored in Chapter 3. A simple gain-control algorithm demonstrates the
control properties of the continuous feedback case. Next, a more complex state-based
hybrid controller addresses patient comfort while building on the robustness of the
simple design. Next, the problem of delivering power to an implanted system using
coupled resonators is explored in Chapter 4. Chapter 5 discusses an example cochlear
implant system using analog and power systems from this thesis. Finally, I summa-
rize my efforts by discussing the role of power-efficient systems in a transcutaneous
cochlear implant design and the lessons of this work.

Chapter 2
Low-Power Current-mode
Microphone Preamplifiers for
Mixed-Signal Systems
Modern bionic ears are designed to fit neatly inside the ear, requiring small, low-
power, wide-dynamic-range front ends with a minimum of external components and
good power supply rejection. The microphone preamplifiers discussed in this chapter'
address the needs of hearing instruments where low-power and wide-dynamic-range
are needed.
The presence of wideband clock and telemetry signals in hearing instruments indi-
cate the need for superb power-supply rejection in-band as well as at high frequencies.
A fully analog hearing instrument must exhibit good power-supply rejection proper-
ties in all of the stages prior to any nonlinear operation which could introduce mixing
of high-frequency noise into the operating frequencies. DSP-based hearing instru-
ments must also have good power supply rejection in the analog front-end to ensure
that the A/D is not exposed to mixing and distortion errors caused by high-frequency
supply noise.
Wide dynamic range is needed to meet patient needs in noisy environments [2]
[23]. Hearing instruments are typically limited to 83dB of input dynamic range by
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available microphone technology. That is, peak signals of 11OdBSPL and a micro-
phone noise-floor of 27dBSPL, make most hearing tasks possible. In previous designs,
high performance, low power operation, and power supply rejection have required a
custom external electret structure [24] [25] [261 [27]. In this work, I show how to
obtain high performance specifications with ubiquitous commercial JFET-buffered
microphones.
The organization of this chapter is as follows: In Section 2.1, I discuss subminiature
microphones. In Section 2.2, I discuss the sense-amplifier topology and its anticipated
benefits. In Section 2.3, I discuss designs based on the sense-amplifier approach. In
Section 2.4, I discuss experimental results. In Section 2.5, I conclude by summarizing
the main contributions of this chapter.
2.1 Microphones for Bionic Implants and Hearing
Aids
Sub-miniature microphones for hearing aids and cochlear implants are typically self-
biased MOS devices buffering the voltage from a moving electret capacitor. The
output from the buffer is taken at the source of the MOS device, providing a relatively
low-impedance voltage output. Figure 2-la illustrates the basic microphone circuit
showing a depletion-mode MOSFET as the buffer device.
Many manufacturers employ such a self-biased structure to obtain insensitivity
to the drain supply voltage, VDD. The presence of finite output resistance; how-
ever, can make the effect of supply noise on the output signal quite pronounced.
This problem can be quite serious as many high-frequency signals are present in the
implant/hearing-aid environment including carriers for power transfer and commu-
nications. Feed-through of high-frequency carriers is problematic when non-linear
elements rectify this content to in-band signal frequencies. Figure 2-1b shows a small
signal model of the self-biased buffer structure indicating, ro, the output resistance
of the MOS device as well as its transconductance, gm.
(a) (b)
Figure 2-1: Subminiature electret circuit. (a) Low-noise depletion-mode FET device
shown with source resistance, Rs. A large gate resistance is also shown to indicate
that the gate is incrementally grounded at low frequency. (b) Small-signal model of
the internal structure of the microphone, including the active device and parasitic
gate and source resistances.
vcfd
Figure 2-2: Conceptual block diagram of the power-supply noise feedthrough. The
summer indicates the summing of currents contributing to the source node of the
FET buffer.
The block diagram in Figure 2-2, constructed from the small-signal diagram of
Figure 2-1b, shows the contributing mechanisms for power-supply feed-through. The
output conductance go and gate capacitances contribute to power-supply tones at
vout. Since the gain of the buffer stage to the transduced electret voltage approaches
unity, the power supply rejection ratio of this topology is simply the inverse of the
feed-through function. Assuming v,,t is grounded, the short-circuit current measured
at v,,t is due to feed-through from drain-to-source conductance, go, direct capacitive
feedthrough, and capacitive-divider and JFET transconductance interaction. These
three terms determine is, as shown in Figure 2-2. The output impedance measured
at vot with Vdd and vi, grounded is given by the feedforward block, 1 if
sCes+gm+go '
I ignore the g,,vg term of the dependent source. Including the gmvg term of the
dependent source adds a feedback block from the output with gain Ca as shown inCT
Figure 2-2. Combining all these effects, assuming that CEledtret >> CGD, Ccs, and
using Black's formula for feedback loops,
vout__ ( (Ccs + gm + 90) ) (sCGS (2.1CT 1 (2.1)
vin sCGS + g0 gm( 1 + CG)sC + gm(I + )
where, CT = CGs + CGD + CElectret. In many cases, a large FET structure, used
to get low-noise operation, results in a large gate-to-drain capacitance. As Equation
2.1 shows, the large gate-to-drain capacitance results in capacitive feed-through of
the supply to the output, directly and via the gm generator. The challenge of de-
signing high-PSRR front-ends without redesigning the internal structure of modern
sub-miniature microphones requires thorough design efforts. While some designs do
away with the FET buffer [25], it is clear that this design choice requires manufac-
turing modifications which are not available to low-cost producers.
The microphone used for this work, a Knowles FG-3329A, has an operating drain
voltage range of 0.9 V - 1.6 V and draws 15pA - 301pA from the supply. The source
resistance, Rs, was measured to be 20k2. Internal gate-to-source and gate-to-drain
capacitances were found to be roughly, 80pF and 120pF, respectively, while the elec-
tret capacitance was estimated to be lnF. The measured power supply rejection was
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Figure 2-3: A sense amplifier can be used to bias the drain of the buffer JFET as well
as provide pre-amplification.
22dB. The total noise from 100Hz to 10kHz is less than 4iVrms at the output node,
VOUT-
2.2 Sense-Amplifier Topology
A conceptual solution to supply rejection problems is shown in Figure 2-3. A self-
biased microphone structure can be configured as the input to a sense amplifier al-
lowing voltage regulation of the drain node. Essentially, I sense the current from the
microphone, rather than its voltage, and convert this current to an output voltage
through Rf. The larger the value of Rf, the larger is the sensitivity of the microphone
to sound.
Biasing current for the microphone flows through the feed-back load, Rf, such
that, VouT = VMIC,REF + iFRF. Referring this new output to the normal output of
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Figure 2-4: Frequency dependent feedback networks are shown which can mitigate
the effects of DC current in the feedback path.
the buffer, Vbf,
Vou t - iMIcR - R._f (2.2)
Vbf iMIcRs Rs
Front-end gain or sensitivity can be programmed by selecting the feedback impedance,
Rf. More generally, the feedback resistor can be replaced by a two-port network,
Yf, whose current at the input side and at the output side is a linear function of
the voltages at the input and output sides. Since the microphone buffer current
is comprised of a large DC component, IMIC, the the output linear range of the
operational amplifier in the sense-amp is degraded by the voltage drop, IMIcRf. To
make high gain possible while preserving linear range, various two-port networks can
be used in place of Rf. Two choices are detailed in the following section 2.2.1 and
shown in Figure 2-4. A practical implementation of these two-port networks imposes
performance tradeoffs due to the presence of DC current in the feedback networks.
2.2.1 Frequency-Dependent Feedback
Two choices for the two-port network that have good AC gain and that also permits
the bias current, IMIC, to be sourced without taking the op-amp out of its linear DC
output operating range are shown in Figure 2-4.
Figure 2-4a shows a choice for the element Rf which does not sacrifice any output
linear range while maintaining a suitable AC sense-gain of R. On-chip solutions,
however, obviate the use of inductors. On-chip solutions can apply the T-network
solution of Figure 2-4b. In the T-network of Figure 2-4b,
VDc = IMIc (Ri + R 2 ). (2.3)
The high-frequency cross-conductance to obtain gain at vt is calculated by shorting
C, shorting the input port (port 1 in Figure 2-4b), and measuring the short-circuit
current at the port as a function of v
, t. It is found to be given by,
Y12 = R (2.4)R 1R2 + R 1R 3 + R 2R 3
Conceptually, the T-network network forms a current divider at high-frequencies
and attenuates current in the feedback path. Thus, it provides gain at high-frequencies.
At low-frequencies, there is no current attenuation, so the DC gain is lower.
A small DC voltage drop from VOUT to the sense-node at VMIC,REF is achieved
when the total series resistance, R 1 + R 2 , is sufficiently small. Making R3C large
yields better gain (larger 1/y12) at low frequencies. To obtain a high ratio between
Y21 c and Y1c, R3 is chosen to be much smaller than R 1 or R 2. At high frequencies,
the capacitor, C, in the shunt branch of the T-network shown in Figure 2-4b is an AC
short-circuit. As a result, the driving-point impedance at port 1, 1/y11, is R 1 + R3
while the driving-point impedance at port 2, 1/y22, is R2 + R3. Since R3 is small,
I may approximate it to be zero when computing the driving-point impedances at
either port.
The T-network of Figure 2-4b permits DC current to flow through the feedback
element, Yf. Thus, I can use the DC current as part of the output stage biasing of the
op-amp. Some limitations of this approach become apparent when the requirements
on the feedback T-network are reviewed. First, the distortion at the output node,
VOUT, is dominated by the internal signal swing of the op-amp. The gain of the
amplifier is set by gMl/Y12, or simply, gMI(R 1 + R 3 ). If the gain of the second op-
amp stage is too low, then the swing at the gate, for a given maximum desired
output voltage swing, is large causing distortion. Therefore R1 + R3 must be large.
Considering the noise performance at the drain of the microphone, the driving point
impedance is y21, or R 2 + R 3. The current noise contributed to the sense-node from
these discrete resistors is, 4kT To ensure low-noise operation R2 + R3 must be
large. Consequently, both R 1 and R 2 must be large, making it difficult to satisfy
a small voltage drop across the T-network by Eq. 2.3. The dynamic range of this
topology is limited due to the conflicting constraints on R1 and R2.
This discussion shows that permitting DC current to flow through the feedback
network causes limitations to the dynamic range through both noise and distortion
effects. Thus, it is advantageous to have no DC current through the feedback network.
I now introduce a split-frequency feedback technique in section 2.2.2 that prevents
DC current from flowing through the feedback network.
2.2.2 Split-Frequency Feedback
As the microphone bias current only changes slowly with time, a slow feedback loop
can be setup to subtract the DC bias current of the microphone without affecting the
normal AC operation of the sense-amp. The slow loop then ensures that there is no
sensing of the DC current from the microphone while the normal fast sense-amplifier
loop transduces the AC current from the microphone into an output AC voltage.
Figure 2-5 shows how this approach retains the benefit of my current mode scheme.
Figure 2-5 shows that by driving the DC drop across the sense-amp resistor to zero
with feedback, I can subtract the bias current of the microphone and prevent it from
causing saturation effects in the operational amplifier. The cancellation of the DC
output current can be imperfect without seriously degrading performance. A feedback
block diagram indicating both low-frequency and high-frequency loops in Figure 2-
5 is shown in Figure 2-6. Because the low-frequency loop can be made arbitrarily
slow, its dynamics can be designed so as to not interfere with the high-frequency loop
stability. Stabilizing the overall system can then be done without considerations for
the performance of the low-frequency biasing loop. It is worth noting that microphone
response to unwanted low-frequency vibrations can be reduced through selection of
DD
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Figure 2-5: Sense amplifier topology employing split-frequency feedback. The DC
voltage drop in the feedback load is proportional to the DC output current of the
amplifier and is regulated to zero by cancelling the microphone buffer's DC current
with feedback DC current from M1.
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Figure 2-6: Small-signal block diagram for the design presented in Fig. 2-5.
the dynamics of the low-frequency loop.
An additional advantage of this approach lies in the flexibility it affords in the
choice of feedback elements. If frequency dependent feedback is to be used, it is no
longer required to carry appreciable DC current. If high-pass filtering is desired, a
T-network can be used. As no bias current flows through the T-network, the total
series resistance in it, R 1 + R2, may now be large to ensure low-noise operation, and
a small value of C can still yield a low corner frequency in the filter.
2.3 Power-Supply Rejection
For obvious reasons, rejection of power supply noise is a major design constraint for
low-noise systems. A variety of non-ideal properties of signal processing systems can
contribute to signal degradation. In an all-analog signal processor, rectification and
distortion can increase in-band noise drastically through mixing of high-frequency
power-supply noise [28]. In digital implementations, power-supply noise picked up
at the front-end can result in extensive aliasing in the A/D output. Both of these
effects indicate the need for broadband power-supply rejection in the front-end sys-
tem. While in-band power-supply rejection typically is achieved by employing high-
gain feedback, as in our sense-amp topology, such feedback only helps when the
power-supply noise is modeled as an output disturbance that the feedback attenu-
ates. Indeed, past the closed-loop crossover frequency, WCL, noise from the supply is
contributed with little attenuation. From this perspective, it is critically important
to implement filters to limit the total amount of power-supply noise accumulated in
the out-of-band region.
Since in-band power-supply rejection is accomplished with high-gain feedback
which I have already implemented with the sense-amp topology, I will focus on filter-
ing of high-frequency supply noise. Several strategies to achieve better noise filtering
can be considered. First, we can filter the supply directly, loading the entire supply
network with passive elements. These networks are often implemented using inductors
to save power. Inductors would be prohibitively large for operation at the frequencies
of interest and resistive-and-capacitive filters need to be employed. The DC drop
produced in resistive-and-capacitive filters can be minimized by using small resistors.
Low cutoff frequencies demand a correspondingly larger capacitor making the filter
unsuitable for a small-size solution.
Filtering of high-frequency noise at the output of the analog gain stage, before
the A/D conversion, is not without challenges as well. Since the output signal of
this stage has been given sufficient gain to drive the full-scale input range of the A/D
processing system, it is a significant fraction of the supply range. A filter at this stage
would require wide-dynamic range to handle the large output signals.
My approach to power-supply filtering is shown in Figure 2-7a. This figure il-
lustrates how to build a supply-independent current source. The bias device, M 1, is
biased through the large impedance, zA, forming a low-pass filter with the gate-source
capacitor, CGS,1. I implement the element ZA with two parallel diodes with opposite
polarity. This strategy yields a DC current source with little response to changes in
its source voltage [29].
The power-supply filtering scheme can be analyzed using Figure 2-8 which out-
lines a block diagram showing a small signal representation of the bias device, M1.
Effectively, the whole device may be replaced by a small-signal conductance of value
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Figure 2-7: Power-supply decoupling mechanism. (a) Explicit gate-source capacitors,
CGS,1 and CGS,2, and biasing of p-gates through high-impedance elements, zA, make
M1 and M2 behave as small-signal large resistances. (b) A bypass capacitor Cbpa,,,
filters the supply voltage before it can affect the bias at iD,2.
CG.
CG
Figure 2-8: Small-signal model of M1 in Figure 2-7.
gds,1 given by,
g s d,1 - d = CGD,1 m, + 90 + CBD, + CGD1CGS,1 (2.5)Vdd CGD,1 + CGS,1 CGD,1 CGS,1
As, CGS,1 >> CGD,1, and go is small, Equation 2.5 can be approximated,
gsd,1 CD1 + CG,1 gm,1 + S (CBD,1 + CGD,1). (2.6)
\CGD,1 + CGS,1
The drain capacitances of the bias device, CGD,1 and CBD,1, limit the isolation of
output current, id,1, from variations in the supply voltage, Vdd. The gate-to-drain
capacitance limits the real output impedance of the device by dominating the contri-
bution to gsd,1 over the go term in Equation 2.5 above. Both the gate-to-drain and
the bulk-to-drain capacitances contribute to high-frequency feed-through as the last
term in Eq. 2.5 and Eq. 2.6 above. Making the gate-to-source capacitance artificially
large with an explicit capacitor will help to attenuate the first feed-through term in
the RHS of Eq. 2.6. To provide additional filtering, a second device, M2, in parallel
with a filter capacitor, Cbypass, can be used to obtain low-pass filtering at the inter-
mediate node, v8 ,2. The overall filter characteristic for the output current, id,2, can
be approximated from Eq. 2.6 and Figure 2-7b. Ignoring the large output resistance,
ro, and the drain capacitances, CBD,1 and CGD,1, and approximating gd for M1 and
M2 as having purely resistive components,
CGD,1
gsd, CGD gm,1 (2.7)
CGD,1 - CGS,1
. CGD,2
gsd,2 - CGD,2 9m,2g  (2.8)
CGD,2 + CGS,2
The admittance from the supply is,
gsuply - d,2 - gsd, gd,2 (2.9)
vdd gg*d,1 + gsd,2 + SCBypass
The low-pass filtering effect of the bypass capacitor is clear in Eq. 2.9. If the parasitic
drain capacitances of both devices are included as, CD,i = CGD,i + CBD,i (assuming
CGS >> CGD in Figure 2-8), a limit to the maximum supply rejection is observed
from computing the overall supply coupling,
id,2 d, + sCD,1) (d,2 + SCD,2) (2.10)gsUgppt (2.10)Vdd g2'd, +÷ g'd,1 + s(CD,1 + CD,2 Cbypass
Two zeros result from the feed-through caused by the drain capacitances. The pole
arises from the high-impedance bypass node produced by both p-devices. By choosing
Cbypass to be larger than the parasitic drain capacitances, the pole can be made to
dominate at lower frequencies, reducing the supply sensitivity at the high-impedance
node, vs,2 in Figure 2-7. At frequencies higher than the corner frequency of this filter,
the source voltage at the bypass capacitor has limited attenuation from the supply,
Vs,min CGD,1 + CBD,1 CGD,1 ± CBD,1 (2.11)
Vdd Cbypass + CGD,1 + CGD,2 + CBD,1 + CBD,2 Cbypass
Consequently, it is desirable to make the bypass capacitance as large as possible to
ensure the best filtering at high-frequencies.
Due to the presence of a second saturation-region device in the current source of
Figure 2-7, its available output voltage range is reduced by my technique. However,
supply rejection up to frequencies present in the digital or telemetry system can
be achieved if the system supply voltage is not prohibitively low, making my design
choice worthwhile. On the 2.8V power-supply, I was able to obtain good power-supply
rejection without losing headroom as the experiments in Section 2.4 show.
2.4 Experimental Results
My preamplifier and microphone circuitry were fabricated on MOSIS AMI's 1.5pm
SCMOS process. Figure 2-9 indicates the two-stage topology of the operational ampli-
fier and the overall pre-amplifier circuit. A 2.8V supply provided power for the circuits
and a Knowles Electronics FG-3329 microphone was used. Figure 2-9 also shows the
resistive feedback, Rf, and supply decoupling structures in the drain circuits. The
use of supply filters in all supply biasing was found to be critical for high-frequency
rejection performance. The pMOS input stage is comprised of differential-pair tran-
sistors M9 and M10, current mirror transistors M11 and M12, and supply-decoupling
current-source devices, M1 and M2. Three such current sources are shown. Tran-
sistors, M7 and M8 bias the microphone buffer and sense node. The output of the
first stage drives M13 in the second output stage. Bypass capacitors were shunted
to ground, although another quiet reference could be used. Figure 2-10 shows a die
micrograph of the circuits.
The input stage of the operational amplifier was biased at 6CpA. The input devices
were chosen to obtain a 1/f noise corner near 100Hz. Compensation of the two-stage
amplifier was done with the most robust parasitic conditions in mind, i.e. the micro-
phone and auxiliary inputs present capacitive loads to the sense-node, deteriorating
the phase margin of the closed loop. Biasing of the second stage was done to ensure
load-drive capability for subsequent stages - typically 100pF. Total power consump-
tion for the two-stage amplifier was 34uW. The feedback nOTA was biased with 1
- 3nA while the high-frequency feedback element, Rf, was chosen around 300kQ.
The microphone operates at approximately 20pLA, adding almost 60ILW to the power
consumption. Total power consumption was measured at 94pW.
2.4.1 Gain
The top curve in Figure 2-11 shows the acoustic gain referenced to the in-band
microphone-buffer sensitivity. The FG-3329 has an in-band sensitivity of 17mV per
Pascal at the vwf output in Figure 2-3. Thus, in the top curve of Figure 2-11, a gain of
20dB corresponds to 170mV/pascal. The measured gain was calibrated with respect
to a reference microphone in an anechoic environment. The reference microphone and
acoustic environment were calibrated Bruel & Kjaer 4232/4188 systems. At frequen-
cies above 10kHz, the flatness of the reference microphone degraded. Consequently
the gain calibration exhibits peaks and troughs at high-frequencies.
:Nx
Figure 2-9: Complete circuit topology including the supply decoupling networks. The
microphone structure is shown at the bottom left in the dashed box.
Figure 2-10: Die photo of the current-mode pre-amplifier. The chip is a 2.2mm x
2.2mm chip built in a 1.5-pm process.
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Figure 2-11: Frequency response to acoustic excitation with the output supply cou-
pling response normalized to 1-Vpp variation of the supply. The supply rejection
performance for various bypassing capacitances is shown.
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2.4.2 Power Supply Rejection
The power supply rejection ratio (PSRR) for the system is the ratio of the voltage
gain from vbuf to v,,t with respect to the voltage gain from Vdd to vout in Figure
2-3. Note that vdd is not explicitly shown in Figure 2-3 but is used to power the
operational amplifier. The voltage gain from the supply, Vdd, to the output, vout, is
the sensitivity of the system to supply variations and is shown as the bottom curve
of Figure 2-11. The top curve of Figure 2-11 is the voltage gain from Vbuf, to Vout
for the inband audio frequencies. Thus, the PSRR in dB may directly be read off as
the difference between the top and bottom curves of Figure 2-11. At 300Hz, 90dB
of PSRR is observed, and at 10kHz, 50dB of PSRR is observed. Near 10kHz, the
injection of supply noise current excites second-order dynamic behavior in the overall
sense-amp producing a peaking effect.
Measurements were made on the system with all bypass capacitances, Cbypass, of
value lnF. To ensure that supply filtering is occurring properly, feed-through data
were taken up to 26MHz. This high-frequency rejection data is shown in Figure 2-12.
As expected, feed-through effects flatten-out at frequencies higher than the dynamics
of the supply filter indicating that the bypass capacitance is dominating the voltage
attenuation at the high-impedance filter nodes. Varying the bypass capacitance,
Cbypass, changes the attenuation ratio directly, as shown in Figure 2-13. The key
factor to note is that potential clock and telemetry frequencies, i.e. greater than
2MHz, are reasonably attenuated even with small capacitances, i.e. with Cbypass of
100pF. A rough estimate of the parasitic drain capacitance, , contributing to feed-
through is estimated at 28fF. Beyond bypass capacitances of 500pF, the coupling to
the output does not decrease significantly. This result arises from a static protection
resistor built into my chip's pads that limited attenuation.
2.4.3 Noise Performance
Figure 2-14 indicates the noise performance of the front-end with and without the mi-
crophone contribution. The lower-trace indicates output noise while the microphone
Power Supply Coupling vs. Frequency (Ivddl ~ 270mVpp)
lob lob 10'104  105 10 6  107  10 8
Frequency (H4
Figure 2-12: Supply coupling for frequencies up to 26MHz.
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Coupling of high-frequency signals (>2 MHz) to Output
1-10
Bypass Capacitance (F)
Figure 2-13: High-frequency signals are filtered most effectively from the output in
the presence of a large bypass capacitor. A static protection resistor in the chip's
pads limited the attenuation of the decoupling path to -64dB.
53
-54(
-58
10-12
70
MicOr~n~
Microph ne.0'
. ....0 
. . .. . . ... .. . . ..I.. .. ..... ... . . . .
..o . . . .
10 " 10
___I
. . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . i I I I I I I*ug-
. . .. ... : . : .. - . .
· i · · ·:- · i -i ·:-: i i i
: ::::::I
)-
Output noise in an acoustically silent environment vs. Frequency
. . . . . . . . . . . . . . . . . . .- , -. . , , .. . . . . . . . . . . . . . . . . . . . .
10- 5
N
I 10-6
Cl)
.5
z,
z
... .. ..... ..... ... .... ......
Microphone On
. . ...... ..... : : M icrOphone O ff ................
,:ii~~~~~iii'• iiiii~... .. .. ...........ii iii ii i i i~ i iii i i i i ii ~ ~ i ll. . . . . .. . . , , .. i
.. .. . . .. . . . . . . . .. . . . . . . . . . . . .. .. . .... . . . . .... . . . . . . . . .I . . . . . . . . . . . . . . . . . . . . .. . . . .. . . .
.. . . .. .... . .. .. . . . .... . . . . . . .
. . . . . . .. . -. .. . . . .. . . . . .. .. .. .. . .. .. .
." ]. . .. . . . . . . . . . . . . . .] . . . . . ..[ . . . [. . . . ' ' ' ' ' ' . . . . . . . . . . . . . . . . . . . . . . . . . . ..]. . . . . . . . .." ".: " ...: .
...
i r ph n f . . . . .
............. . . . ..
. .. . . .. ... . .. . .. .. .... .. .. . . . .. ....
. . . . . . . . . . . . . . .
Frequency (Hz)
Figure 2-14: Without microphone noise, feedback and operational amplifier contribute
80-90 nVrms/ -z. The microphone buffer noise dominates when audio input is on.
The 1/f nature of the microphone-on characteristic is due in part to the 1/f noise of
the DC biasing structure. (Note this figure had a scale error in the published version
[30]).
is off. While the microphone is on, the upper trace is obtained. This confirms that the
overall noise performance is not limited by the operational amplifier or low-frequency
biasing network but by the microphone. Total output noise is 52p/Vrms from 100Hz to
10kHz. Referred to the microphone-buffer output/input, this yields an input-referred
total noise of 5,pVrms from 100Hz to 10kHz.
An auxiliary voltage-mode input to the sense-amp can be added by sourcing volt-
age to the sense-node through a resistor, RAUX. Noise in the presence of this auxiliary
channel was also measured. For a voltage-voltage gain of 20dB the total output noise
is 48,/Vrms from 100Hz to 10kHz for an RAUX of 30kQ. Referred to the microphone-
buffer output/input this noise yields an input-referred total noise of 4.8,pVrms from
100Hz to 10kHz.
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Figure 2-15: Distortion products for 1kHz peak output with 1% distortion.
2.4.4 Linear Range
The output voltage linear range was limited by the power-supply rejection networks.
A total harmonic distortion metric of 1% was chosen for best audio performance.
A maximum output signal amplitude of 530mVrms was obtained for 100Hz to 3kHz
operation with less than 1% distortion. Above 3kHz, second order distortion due to
feed-through in the low-frequency bias loop was observed. In Figures 2-15 and 2-16,
the transition between the well-behaved distortion characteristics and high-frequency
effects are shown. Figure 20 indicates the dynamic range as a function of frequency
for the microphone transduction system for 1% distortion limits and a minimum
detectable signal of 5 Vrms as a function of frequency. The dynamic range varies
from 82dB to 78dB from 100Hz to 10kHz. Both linear range and noise performance
are summarized in Tables 2.1 and 2.2.
Peak output signal amplitude for 1% distortion (3kHz sinusoid)
0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
freq. (Hz) x 104
Figure 2-16: Distortion products for 3kHz peak output with 1% distortion.
Table 2.1: Noise and Distortion Performance of Low-Power Microphone Frontend.
Condition Total Output Noise Total Input Noise Output at 1% Input at 1%
(100Hz - 10kHz) (100Hz - 10kHz) Distortion Distortion
Mic: 20dB gain 52/pVrms 5pVrms 530mVrms 52mVrms
Aux: off
Mic: off 48,uVrms 4.81LVrms 510mVrms 51mVrms
Aux: 20dB gain
Mic: 20dB gain 100Vrms 10IpVrms 510mVrms 51mVrms
Aux: 20dB gain
Overall Specifications for Low-Power Microphone Frontend.
Specification Measured
Power Consumption 96/pW
Dynamic Range at 1% Distortion 80dB
Minimum Detectable Signal 5.2p/Vrms (microphone on)
4.8/pVrms (auxiliary on)
PSRR in-band > 50dB - 90dB
Gain Flatness (auxiliary input) 1dB
Table 2.2:
Dynamic range vs. frequency
X
x x
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Figure 2-17: Dynamic range versus frequency for acoustic inputs.
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2.5 Summary
In this chapter, I have demonstrated that a sense amplifier topology is well suited
to the task of low-noise supply-immune current-mode amplification of audio signals
from both microphones and auxiliary sources. I have achieved wide dynamic range
by exploiting the inherent linearity of a sense-amplifier approach and designed bias
networks which reduce the effect of noise on supply and bias lines.
Because human hearing sensitivity is frequency dependent, preemphasis filtering
can also be desirable for audio inputs. My 94puW 80dB current-mode sense-amplifier
topology can address this need with a frequency dependent feedback network in the
place of the feedback resistance, Rf. The biasing scheme helps make this feasible by
eliminating the DC current through the feedback network thus easing the limitations
on DC resistance of filter components. This front-end accomplishes the task of am-
plifying signals from a variety of sources, including possible telecoil attachments, into
the hearing prosthesis.
Having designed a front-end for acquiring signals for the hearing instrument I can
now turn to the processing of these signals for the cochlear implant. As discussed in
Chapter 1 each channel must bandpass filter the signal, followed by a rectifier and
asymmetric attack-release filter. To extract the log spectral envelope energy of each
channel, a logarithmic A/D operation is performed. If each of these signal processing
tasks were to be done on 80dB of precision they would be very costly in power and chip
area. We can reduce the amount of precision, required in the channel operations by
first extracting the most important information in the signal and operating solely with
that precision. Typical speech occurs over a reduced dynamic range - perhaps as little
as 40-60 dB. It is possible, therefore, to reduce the precision of the channel processing
accordingly. By compressing the speech signal into a smaller output dynamic range,
we can drastically reduce the power and area of the channel circuits. At the same
time, compression sensitizes these channels to soft and loud sounds as the sound level
changes.
In Chapter 3, I will describe how this compression is achieved using a low-power
continuous-feedback automatic gain control (AGC) circuit. There are several chal-
lenges in compressing auditory signals. First, an AGC is a nonlinear feedback system,
therefore, the stability of such system must be analyzed under several conditions. Sec-
ond, compressing speech in noisy environments can result in several unintended and
unwanted results. Loud transients can be painful for patients when the gain does
not adapt quickly enough. To solve both of these problems simultaneously I have
designed a smart and low-power AGC system.

Chapter 3
Low-Power Single-Loop and
Dual-Loop AGCs for Bionic Ears
Wide input dynamic range is needed to meet patient needs in noisy environments.
In Chapter 2, I demonstrated a low-power front-end that achieved 80dB of dynamic
range. Bionic ears are typically limited to approximately 80dB of unweighted in-
put dynamic range (typically from 30dBSPL to 110dBSPL) by available microphone
technology. A broadband AGC between the wide-dynamic-range microphone output,
e.g., the one in [31], and the remainder of the processing lowers power and improves
sensitivity by reducing the instantaneous dynamic range of operation (IDR) for all
spectral channels [2]. An AGC is an example of a compressor since it reduces the wide
input dynamic range into a narrower IDR. The IDR is typically somewhere between
40dB to 60dB 1.
My AGC circuits have primarily been designed for use in bionic ear processors.
The circuitry and algorithms for bionic-ear and hearing-aid AGCs, however, are very
similar. My AGC circuits can be used as front ends prior to all-analog processing
systems for hearing aids, such as those described in [5], or as a front end to subsequent
A/D-and-DSP hearing-aid processors. In both cases, power consumption is reduced
as a result of the reduced IDR requirements in the processing after the AGC, because
of reduced precision requirements in the A/D converter, as well as the analog AGC
10 2006 IEEE. Reprinted, with permission, from the Journal of Solid State Circuits.
alleviates the computational burden of the DSP by making a software AGC unnec-
essary. A charge pump circuit must be used to allow operation at the low supply
voltages that are typical in hearing aids. The pump can increase the power consump-
tion by a factor of two to three depending on its efficiency, often limited by parasitics.
In this chapter, I will focus on bionic ears but draw on knowledge in the hearing-aid
community about AGC design.
Prior work on AGCs has focused on both digital and analog implementations
[5][14][24]. In general, digital implementations are capable of complex control, in-
cluding dual-loop control, and offer maximum flexibility. Analog implementations,
however, benefit from all-analog control of the gain variable. First, full-rate and
high-precision analog-digital conversion is not required. This adds flexibility and
modularity to the design choices in a potential hearing instrument. To make this
possible, I implement low-power programmable peak detectors and current-mode de-
cision circuits to support an all-analog gain control architecture. Second, discrete
gain levels can interfere with some compression tasks, whereas all-analog approaches
preserve the smooth gain transitions during long decays. In this chapter, I describe
analog AGCs that implement single-loop and dual-loop control. The parameters of
the analog AGCs are programmable via digital bits that alter DAC currents in the
system to allow for patient variability.
The organization of this chapter is as follows: In Section 3.1, I review some prop-
erties of AGCs relevant to this chapter. In Section 3.2, I discuss my single-loop
topology and its properties. In Section 3.3, I discuss the dual-loop control strategy,
its anticipated benefits, and relevant circuits. In Section 3.4, I present experimental
results. In Section 3.5, I conclude by summarizing the main contributions of this
chapter.
3.1 Some Properties of AGCs
AGCs are built by having a Variable Gain Amplifier (VGA) vary its gain such that soft
sounds are amplified with a large gain while loud sounds are amplified weakly or even
attenuated. If the intensity of the incoming sound changes abruptly, then an AGC
will take time to adapt to the new sound level and adjust its gain. Widely used AGCs
in bionic ear processors have a single attack time constant for soft-to-loud transitions
and a single release time-constant for loud-to-soft transitions and constitute a single-
loop AGC. The attack time constant is almost always faster than the release time
constant. Slow adaptation results in low distortion to steady-state sounds but sluggish
response to transients while fast adaptation can worsen steady-state performance
while handling transients better. Compression from 80dB to an IDR below 40dB
is usually not advisable in bionic ears. This is because the combination of strong
compression and fast time-constants can results in a high level of distortion and
discomfort [32]. There is no universal choice of parameters in an AGC that is good for
all listening conditions and all input signal statistics, and a compromise is necessary
in setting parameters.
Dual-loop control represents a culmination of various efforts to improve perfor-
mance in conversation and in transient noise environments [33]. Dual-loop strategies
have two sets of attack and release time constants, a slow set and a fast set. The slow
set adapts relatively slowly to the overall sound level, maximizing listening comfort
in the environment, and is usually in use. The faster set is triggered into operation
when loud transients are detected, reminiscent of the operation of the stapedial reflex
in the human ear. The exact conditions for when slow or fast control are active,
the structure of the state machine involved in the decision process, and the state-
transition conditions, are described in Section 3.3. Some cochlear-implant patients
appear to prefer single-loop AGCs while others prefer dual-loop AGCs, so we chose
to implement both kinds of AGCs.
3.1.1 Feedforward vs. Feedback Gain Control
AGC circuits can be implemented by sensing the input envelope and using it to control
the gain of a variable gain amplifier (VGA), according to the desired nonlinear input-
output function. Such AGCs are called feedforward AGCs. AGCs may also be built
by sensing the output envelope and using it to control the gain of the VGA in the
Variable Gain Amplifier
VOUTVIN
Figure 3-1: Single-loop controller. The envelope signal from the rectifier and peak
detector, iED and the translinear controller signal, iGAIN, are shown. A minimum-
current circuit enforces a maximum gain by comparing the gain current iGAIN with
IKNEE and switching the smaller of the two to the VGA.
nonlinear controller, in which case they are called feedback AGCs. There are pros
and cons to both strategies as I describe below.
The compression ratio is defined as the ratio of input dynamic range DRIN to
output dynamic range, DRouT in dB units, i.e, DRIN The compression ratio for an
AGC, which reduces the signal dynamic range, is greater than 1 and, for expansive
AGC functions, is less than 1.
Feedforward and feedback controllers must both implement a nonlinear function
which satisfies CR x DROUT = DRIN. It is easily shown that, for a feedforward
system, the input envelope EIN should determine the gain Av according to
Av = Ei -1 (3.1)
The dynamic range of input signals to a compressive circuit is higher than the dynamic
range of the output signals. Consequently, sensing the input envelope EIN in a
feedforward topology will require higher circuit performance and more power than
sensing the output envelope EOUT in a feedback topology. The power of envelope
detectors rises proportionately with their required input dynamic range although
very wide-dynamic-range and power-efficient envelope detectors have been built [34].
It can be shown that, for a feedback system, the output envelope should determine
the gain Av according to
1
Av = Eci 1  (3.2)
Equations 3.1 and 3.2 reveal that a feedback controller requires implementation of
power law functions of the form x - (CR - 1) while a feedforward controller requires
implementation of power law functions of the form x - (c R- 1)/cR. Analog designs
of the feedback function are considerably easier to implement than instantiations
of the feedforward function especially when CR is high: For example, if CR is 5,
a feedback topology needs an x- 4 function to be implemented while a feedforward
topology needs an x - 4/5 function to be implemented. A +25% error in the exponent
of the x- 4 function will change the overall compression from fifth root to sixth root
while the same percentage error in the exponent of the x- 4/5 function will change the
overall compression from fifth root to infinite. Furthermore, the feedback topology
attenuates errors in the loop, such as nonidealities in the VGA or disturbances at its
output. Feedback topologies, however, are more prone to oscillation and instability
and their closed-loop dynamics are a collective function of the dynamics of each open-
loop component. In contrast, in feedforward topologies, the dynamics of the overall
AGC is simply determined by the dynamics of its nonlinear controller, typically much
slower than the dynamics of the rest of the components of the AGC. Nevertheless,
I have demonstrated that feedback AGCs show good stability and have dynamics
that are relatively level invariant due to the nature of their power-law functions [35].
Taking all these factors into account, I have made a design decision to implement
both of my AGCs in a feedback topology for my application.
3.2 Single-Loop AGCs
A simple AGC can be realized as in Figure 3-1. A variable gain amplifier (VGA)
scales the input, VIN. The output voltage is converted to a current and rectified. The
rectifier's output current is then filtered by a current-mode filter with a relatively fast
attack time-constant, Ta-, to increasing changes in input level, and a relatively slow
release time-constant, Tr, to decreasing changes in input level. These asymmetric time
constants in the filter cause it to function as a peak detector and are programmable
with current levels. Output from the current-mode peak detector drives a translinear
circuit which decreases the gain current to the VGA as the envelope level of the
output signal increases. A minimum-current circuit enforces a maximum gain level
by choosing the smaller of the inputs, IKNEE and iGAIN.
The rectifier and peak-detector circuits have been described in [34]. The minimum-
current circuit, which biases the VGA to the minimum of iGAIN and IKNEE has been
previously described in [36] and [37]. Therefore, in this chapter, I will focus on the
VGA, the translinear controller, and on the functioning of the overall AGC. These
circuits are identical in the single-loop and dual-loop AGCs.
3.2.1 Variable Gain Amplifier
The variable gain amplifier consists of two wide-linear-range transconductors (WLRs)
hooked together in a transconductance-resistance topology. This topology uses an
input voltage-to-current transconductor as a current source into a load transconduc-
tor. Figure 3-2 shows a circuit diagram of this topology with the voltage-to-current
transconductor programmed by the current, iGAIN and the load transconductor pro-
grammed by current, IREF. The second transconductor, the output WLR, is config-
ured in negative feedback to implement a resistance and is biased with a constant
current, IREF, approximately 100nA. Gain programming is done by changing the
iGAIN/IREF ratio as the transconductance is proportional to iGAIN while the resis-
tance is proportional to 1/IREF. To keep a fixed bandwidth while the gain is varied, a
nearly constant output resistance is required, which is accomplished by keeping IREF
fixed. Thus, Figure 3-2 shows how I have implemented the programmable VGA with
transconductors.
One of the WLRs from Figure 3-2 is detailed in Figure 3-3. To improve the linear
range of the input differential pairs, the input voltages drive the well nodes in the
iGAIN 'REF
DUT VN1
C
JT
VREF
VREF
Figure 3-2: VGA block diagram. The ratio of currents iGAIN and IREF in the input
and output amplifiers, respectively, determine the gain of the circuit. The reference
current level IREF is usually about 100nA, and the gain current iGAIN is usually from
100nA - 1.2pA.
input transistors M1, M2 rather than their gate nodes, due to their lowered transcon-
ductance for a given current [38]. Each input transistor has its transconductance
lowered further through a technique called gate degeneration: Increases in current in
the arm of the differential pair in which the transistor belongs causes a voltage drop
on a diode (M2 in Figure 3-3). This drop is fed back to the gate of M2 in the diff-pair
transistor to turn it off. This strategy, called gate-degeneration [38], increases the lin-
ear range by lowering the transconductance, using feedback in a manner analogous to
source degeneration where increases in current in diff-pair transistors are fed back to
the source to reduce it. The devices M3 and M4 steal the tail current of the differential
pair at low differential voltages and return it at high differential voltages such that
the compressive saturating nonlinearity of the differential pair is linearized by an ex-
pansive tail-current nonlinearity in this technique, called bump linearization [38]. The
common-mode operating point of the circuit must be chosen to be sufficiently high,
typically more than 0.8V at low bias currents, to avoid turning on the well-to-source
node in the well-input transistors. The net linear range of such a transconductor in
this process is then nearly 1V for subthreshold bias currents instead of 75mV for a
simple differential pair.
Distortion in the VGA can be caused by large inputs to the differential pair of
JT
Figure 3-3: One of the transconductors from the VGA circuit. The transconductor
uses wide-linear-range circuit techniques - bulk inputs, gate-degeneration, and bump
linearization described in the text [38].
the input WLR stage or by large inputs to the differential pair of the output WLR
stage. If either transconductor has differential inputs that are comparable to its linear
range, distortion is increased. When the input signal is small, the input stage has
little differential input and does not distort the signal significantly; however, the gain
is high such that the output stage contributes most of the distortion, although this
distortion is usually quite small. When the input signal is large, the input stage
dominates the distortion [39].
Low noise in the VGA is necessary for a large instantaneous dynamic range of
operation or instantaneous output signal-to-noise ratio (SNRouT), an important re-
quirement for faithfully capturing transients. Since the AGC is mostly operated with
subthreshold bias currents, the contribution of 1/f noise may be neglected to first-
order approximation, as has been shown previously [40]. The reason that 1/f noise
may be neglected in subthreshold to first approximation is that the input-referred
thermal noise levels are extremely high due to the low transconductance and power
levels of devices. As experimental and theoretical measurements in [39] show, 1/f
noise becomes more significant only at current levels that are in strong inversion,
moderate inversion and relatively high subthreshold current levels.
As I show later, my experimental measurements in this chapter confirm that this
approximation is a good one. If white noise dominates, the input-referred noise of the
VGA lowers as its bias current and gain increases, while its output noise increases.
This behavior is caused by the fact that the input noise in a fixed bandwidth system
such as this is inversely proportional to the transconductance of transistors in the
WLRs. The output noise is directly proportional to the transconductance of these
same devices. Assuming that each WLR contributes N devices worth of white noise,
and that a bias current of IGAIN/2 and IREF/2 flow in each device of the WLRs
respectively, it is easy to show that the net output current noise per unit bandwidth
due to the noise of all the devices is given by classic shot-noise-like formulas for white
noise in subthreshold [38][40] to be
= 2q + I FN, (3.3)
Hz 2 69
69
where, q is the charge on the electron, 1.60217 x 10-19C. This noise is converted to an
output voltage noise by multiplying by the resistance of the output WLR, VL/IREF,
to get
z= 2q IAIN IRF N 2, (3.4)
Hz 2 2 IREF
where VL is the peak voltage swing (i.e. half of the peak-to-peak voltage swing) linear
range of the WLRs. This noise per unit bandwidth is integrated over the equivalent
noise bandwidth f,, of a single-pole lowpass filter given by
S= ) () (IREF) (3.5)
where, C is the output capacitance in Figure 3-2. The 7/2 factor accounts for excess
noise in a non-rectangular lowpass filter, and the (1/27r) factor converts from angu-
lar frequency to regular frequency. If I multiply Equation 3.4 by the bandwidth of
Equation 3.5, using the gain of the AGC, Av = IGAIN/IREF, and do the algebra, I
get,
qNVn(Av + 1)VL
vnzTOTAL 4 (3.6)
In this form, I can compute the output signal-to-noise ratio (SNRouT) as a function
of the gain by writing,
2
SNRouT = VOUTMAX (3.7)
Vnz,TOTAL
where VOUT,MAX is the maximum relatively undistorted signal that I am willing to
tolerate. If I assume that this is set by the linear range of the transconductors to be
VL [38] such that the maximum signal has RMS energy of (VL2/2), then,
2CVL
SNRouT = Nq(A 1)(3.8)Nq(Av + 1)'
In this analysis, I have neglected contributions to the output noise caused by varia-
tions in the gain Av. Such variations are due to noise in the rectifier, peak detector,
translinear controller, and minimum-gain circuit. Such noise contributions were in-
tentionally minimized in this AGC through the use of a large capacitance, CT, at the
output of the translinear feedback network and filtering in these circuits. If I include
such noise sources, then Equation 3.8 would need to be modified to read,
1 qN(Av + 1) AAV,
2 + (3.9)SNR~UT 2CVL A+ '
where the added term reflects variations in the gain Av.
The total output load capacitance, C, due to loading by the envelope detector
and an output buffer is approximately 3pF. To maintain 10-kHz bandwidth, the
minimum IREF current that can be used is nearly 100nA. The linear range of the
WLRs is near 1V. The number of noise sources from each WLR can be shown by a
noise analysis similar to that in [38] to be approximately 5. Since Av varies from 1
to 12 in my application, my SNROUT from Equation 3.8 in dB units is predicted to
vary from 65.7dB to 57.6dB as Av increases. I will later show that the experimental
measurements are in good accord with this theoretical prediction.
At any given fixed value of Av, the AGC may be viewed as a linear system that
scales its input by Av to create its output. Consequently, the range of input signal
strengths over which SNRouT is always greater than 1 and over which the distortion
is tolerable, i.e., its instantaneous dynamic range (IDR), can be computed by simply
dividing the numerator and denominator of the right hand side of Equation 3.8 by
the constant Av. Equation 3.8 also yields the IDR over which transients will be
faithfully reproduced. For signal strengths outside this range, the AGC will need to
adapt and adjust its gain over a settling time determined by its dynamics before it
can faithfully reproduce them. Thus, rapidly changing signals outside this range will
either be buried in the noise or distorted during the adaptation time of the AGC. A
well-designed AGC will have an IDR large enough to capture most transients in the
signal statistics and be agile enough to change its gain over time as the long-term input
signal statistics change. My AGC fulfills these requirements for bionic ears since the
instantaneous dynamic range of speech is rarely above 35dB, and talker effort, talker
variability, and talker distance rarely increase the instantaneous required dynamic
range to more than 55dB. The IDR required for bionic ear applications is usually in
the 40dB to 55dB range.
A variety of distortion mechanisms contribute in the VGA: Variations in the deple-
tion capacitance of the MOSFET caused by modulating the well inputs of the WLRs
produce second-order distortion that dominates the VGA. Other distortion mecha-
nisms, including slewing at internal nodes and at the output node, also contribute a
little.
3.2.2 Translinear Circuit Design
Implementing the control equation necessary for my AGC,
GAIN = K EREF) CR- (3.10)
is equivalent to implementing the equation,
log IGAIN = log K + (CR - 1) [log EREF - log EOuT] , (3.11)
in the logarithmic domain. Here, EoUT corresponds to the output envelope of the
AGC, CR is the compression ratio, and EREF is a reference envelope at which the
controller's output is determined by K and is independent of the compression ratio.
Figure 3-4 shows an implementation of the latter equation with bipolar transistors,
linear transconductance amplifiers, and a final exponentiation in the transistor Q4 to
obtain IGAIN. It is easy to show through simple translinear circuit analysis that the
overall circuit implements the equation,
ID (G I/G2)
iGAIN = IREF ( 'EDD ) (3.12)
such that Equation 3.12 is analogous to Equation 3.10 with CR given by (1 +G 1/G 2).
The current IEDRef, is chosen as the highest current which can be sourced from the
envelope/peak detector circuits for linear operation of the VGA. This ensures that
when the envelope detector output current, iED, corresponds to the maximum output
amplitude, no current is sourced from G1 and that iGAIN is independent of the G1
'GAIN
D
Figure 3-4: A translinear circuit implementing an inverse exponential is computed
using a pseudo-linear voltage divider. The voltage divider sums the influence of the
logarithm of the envelope current, iED, with the reference current, IREF . Bipolar
transistors are used to avoid above-threshold effects in MOS devices. A filter com-
prising a capacitor CT and an nMOS cascode transistor M1 is included at the output
node.
or G2 and only dependent on IREF. This independence allows us to decouple the
rectifier-and-peak detector current levels from the VGA's current levels and to greatly
simplify the programming of the AGC. The maximum gain of the AGC then becomes
independent of the compression ratio and is set by IREF. In my AGC, this is one
since Av = iGAIN/IREF is 1, when iGAIN = IREF*
To simplify subsequent equations, the exponent in Equation 3.12 will be called the
compression factor and abbreviated as a = GI/G 2. The relation of this compression
factor to the compression ratio is given by a = CR - 1. When the compression ratio
is one, the ratio of envelope and reference currents has no effect on the operation of
the VGA, since I now have a linear system with constant gain.
The output transistor, Q4, is cascoded by transistor M1 and combined with CT
to create a lowpass filter. By making CT large, we can limit fluctuations in the
total gain Av. The capacitor, CT, is an onchip capacitor of approximately 150pF
implemented with MOS capacitors to minimize chip area. The values of iGAIN are
still large enough in the AGC such that the additional time constant created by this
filter does not affect the loop dynamics greatly since the envelope-detector dynamics
are extremely slow and dominate the loop's performance.
3.2.3 Translinear Circuit Offsets
My discussion of the output current so far ignores the offsets in the circuit elements
of Figure 3-4. If I absorb all circuit offsets into an equivalent offset at the input of
transconductor 1, VOFF1, and an equivalent offset at the input of transconductor 2,
VOFF2, I can show that Equation 3.12 is given by,
IGAIN = IREF IEDRef ) ' [e(VFF1-VOFF2)1t• . (3.13)
\IED
Both transconductors in the circuit must accommodate voltage ranges on the bipolar
base-to-emitter voltages corresponding to as much as 80dB of dynamic range. Thus,
each of these transconductors was designed to have more than 240mV of input linear
range as base-to-emitter voltages increase by 60mV for every 20dB increase in current.
Since IKNEE is a subthreshold current and requires digital calibration, I provide four
bits of correction that allows it to be adjusted in the 100nA - 1.1jLA range. Assuming a
typical 3% offset in both transconductor's input voltages, I can compute a worst-case
error in the gain current, iGAIN, of 75%. Since the error is exponentially dependent on
these offsets, it is critical to have well-matched input stages for these amplifiers and
generate the bias currents using techniques robust to temperature variations [36][41].
In my AGC, when the maximum signal is present, the value of iGAIN is typically
in moderate inversion and shows relatively good matching with design. I can thus
effectively compensate for these offsets in a feedforward fashion.
3.2.4 Log-Linear Controller Properties
Log-linear AGC loops based on equations like those of Equation 3.10 have been stud-
ied in early work on gain control [101. One of the key benefits of such AGC loops
is that they exhibit internally nonlinear but externally linear dynamics. Remark-
ably, in spite of the logarithmic nonlinearities of the translinear controller and the
multiplicative nonlinearity of the VGA, the system dynamics are independent of the
signal level. Linear feedback analysis provides insight into such operation and can be
applied to create a linearized version of the feedback loop of Figure 3-1.
Assuming that the peak-detector filter responds slowly and with little ripple, I
can rewrite the AGC loop in terms of the envelopes of its input and output signals
eIN and eOUT. For each element of the loop, a linear small-signal equivalent can be
derived as a function of the DC operating points, EIN and EOUT just as in standard
small-signal circuit analysis. The envelope detector and peak-detector blocks are
approximated with a transconductance gain of GED and a time constant of Ta. The
multiplier element is easily linearized by noticing the influence of both the control and
input envelope signals on the output envelope signal. By the small-signal definition,
(ein x av) = Av, (3.14)
ein EIN,Av
a (e x av) = EIN. (3.15)
EIN,Av
Thus, I can write the small-signal model of the VGA multiplier as,
eout = EINav + Avein. (3.16)
Since av = iGAIN/IREF, from Equations 3.11 or 3.12, it is easy to show that a linear
model for the nonlinear controller is given by,
day -ad-= - Av. (3.17)
diED 'ED E
This expression is not in a useful form because it includes the terms IED and Av
which are internal variables in the loop. Equation 3.17 can be rewritten in terms of
external variables by substituting the relation, IED = GEDEINAv. The simplified
Figure 3-5: Diagram of linearized loop. The loop variables correspond to small-signal
envelopes, ein and et, or rectifier or control currents, ied and igain-
form,
day 
-a
diED GEDEIN' (3.18)
is much more useful. The overall small-signal linear model is shown in Figure 3-5 in
a feedback loop. The loop transmission L(s) which is negative and independent of
GED and EIN, depends on a and ra a, and is given by,
-- O
L(s) = aS) (3.19)(1 + -ras)
Intuitively, high values of EIN or GED will turn up the loop transmission since they
increase the small-signal gain of the multiplier and envelope detector respectively;
however, they also result in a proportionately higher value of IED and turn down
the small-signal gain of the nonlinear controller like 1/IED making the overall loop
transmission invariant to GED or EIN. Any controller with a power-law nonlinearity
and a multiplication nonlinearity in a feedback loop will exhibit such level-invariant
loop transmission.
There are two major advantages of a level-invariant loop transmission: First,
once the loop dynamics are set by the parameters, Ta and a, the closed-loop AGC
dynamics are invariant with level and robust to variations in talker distance, talker
effort, or microphone sensitivity. Second, additional time constants in the loop may
degrade the phase margin of the loop, and cause overshoot, ringing, and other second-
order behavior. The level-invariant property ensures that if the loop is stable and has
satisfactory tracking dynamics at one level, then it will be stable and have satisfactory
tracking dynamics at all levels. I will later demonstrate level-invariant closed-loop
AGC responses. For the AGC in this chapter, the closed-loop behavior is nearly
first-order. In a brief conference publication, I have demonstrated level-invariant
second-order closed-loop behavior as well [35].
Although level-invariant behavior is simple and has its advantages, it is often
desirable to adapt more rapidly to louder transients than to softer transients as is
observed in the human auditory system during forward masking [42]. I will now
discuss a dual-loop AGC that is capable of altering its dynamics depending on the
nature of the change in its input and on its past history. This AGC was developed
to better meet patient's needs in real hearing environments.
3.3 Dual-Loop AGC
My approach to employing a dual set of time-constants follows work in AGCs devel-
oped for hearing aids [33] [43]. The Moore algorithm uses two sets of attack-and-release
time constants to give patients improved listening experience. One slow set, typically
in the range of hundreds of milliseconds, operates under normal circumstances. The
faster set, typically tens of milliseconds, operates on sudden transients. In addition,
the algorithm employs a timer which holds the slow control and prevents it from re-
leasing under certain conditions. My system implements a slightly simplified version
of the algorithm which is illustrated in the waveforms of Figure 3-6, diagrammed in
the architecture of Figure 3-6, and described below. The algorithm helps with speech
processing in noisy environments in two ways: First, the hold timer prevents the gain
from changing rapidly during brief silences in speech, and in between vowels, pre-
venting the unnecessary amplification of noise. Second, the faster adaptation helps
the AGC cope with sudden transients in the environment like a door slam. Thus,
speech sounds shortly after a loud signal are still intelligible and not attenuated by
the recovery of a slow controller.
3.3.1 The Dual-loop algorithm
Example waveforms that illustrate the functioning of the Moore algorithm are shown
in Figure 3-6. Five waveforms are shown. The topmost is the envelope of the input
signal. The response of an envelope detector with fast time constants to this input
is shown below it. An envelope detector with slower time constants also responds
to the input envelope, but its response is conditioned by a hold timer on falling
input envelopes. The slow detector only tracks falling input envelopes if a hold timer
has been discharged and holds its state. Otherwise, rising input envelopes do not
condition the tracking of the slow envelope detector by the hold timer. The hold
timer charges whenever the fast envelope exceeds the slow envelope indicating an
increasing transient. It discharges whenever the fast envelope falls below the slow
envelope indicating a decreasing transient, or when the fast and slow envelope have
become nearly equal. Otherwise, it holds its state. It cannot charge beyond or
discharge below a maximum and minimum level respectively. The gain of the AGC is
conservatively determined by the larger of the fast or slow envelopes except that the
fast envelope is attenuated by 0.4 (8dB attenuation) before this comparison. Thus,
the fast envelope can only seize control if it is significantly above the slow envelope.
To prevent jitter, the slow envelope is only allowed to regain control once it has lost
it, when the fast envelope is one half of the slow envelope (6dB attenuation).
The waveform at the bottom of Figure 3-5 shows the output response of the
AGC due to these interactions. Attacks and releases result in positive and negative
derivative responses respectively as the AGC adapts its gain to the transient. Holds
cause derivative responses that are delayed after the transient and are only seen for
falling transients.
Before the presence of any transients in the input envelope, the hold-timer condi-
tion has discharged to its lowest level because both the slow and fast envelope filters
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Figure 3-6: An outline of the dual-loop operation on a hypothetical input envelope.
Note that the hold-timer condition informs the release of the slow envelope filter.
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have equilibrated to a constant and equal level. A transient is applied at time labeled
T1. Both the fast and slow envelope filters respond to the transient with Ta,Fast and
Ta,SIow, respectively. The hold-timer begins to charge because the fast envelope ex-
ceeds the slow envelope indicating an increasing transient. After the charging time,
Tcharge, the hold-timer becomes fully charged and remains so because the slow enve-
lope remains below the fast envelope for a while.
At time T2, the input envelope falls, and the fast envelope falls quickly such that
it is now below the slow envelope. The hold-timer senses a decreasing transient and
begins to discharge. The slow envelope is not allowed to fall or release until the hold
timer has completely discharged at time T2 + Tdischarge.
Another rising transient begins at T3 and the slow envelope, fast envelope, and hold
timer repeat the behavior seen for the transient at T1. During this second transient,
however, an additional brief loud pulse, e.g., due to a door slam, is superimposed
on the second transient from T4 to T5 . Since the pulse is much louder than the
background level, the fast envelope soon exceeds the slow envelope by more than 8dB
(factor of 2.5). The AGC switches to using the fast envelope to determine its gain so
that its gain decreases more rapidly. During the short duration of the brief pulse, the
slow envelope filter does not respond noticeably. When the pulse ends, the AGC has
a fast release as the fast envelope output falls, and when the fast envelope has nearly
settled back to its value before the pulse, control returns to the slow envelope.
At T6, the input envelope decreases. The slow envelope, however, does not fall
until the hold timer is completely discharged. Consequently, the AGC output has a
delayed release response.
3.3.2 Circuit Implementation of the Dual-loop Algorithm
The architecture of the dual-loop controller is diagrammed in Figure 3-7. The AGC
output voltage, VOUT, drives a rectifier which in turn drives two peak detectors instead
of one. One peak detector has fast attack/release properties with a typical attack
time constant Tr = 4ms and a typical release time-constant, 7, = 70ms. The slow
peak detector has a typical attack time-constant, Ta = 300ms and a typical release
time-constant ,r = 1000ms. Decision circuits, implemented with comparators, the
8dB/6dB attenuator, and current switches, control whether the fast-peak-detector
output or slow-peak-detector output is used to drive the translinear controller and
the VGA. The hold timer is implemented with simple current sources that charge
and discharge the state of its capacitor. The charging time is typically 300ms and the
discharging time is typically 600ms. Switches, controlled by simple state logic, charge
the hold timer if the fast envelope exceeds the slow envelope, and discharge it if the
fast envelope is below the slow envelope. Since the fast envelope always has more
ripple than the slow envelope, its average value is always lower than that of the slow
envelope when they have both settled. When the fast envelope and slow envelope are
nearly equal, the hold timer discharges. This allows an automatic implementation of
the condition in the dual-loop algorithm that requires hold timer discharge, that is
when the fast and slow envelopes are nearly equal. Comparators output logical signals
that indicate that the hold timer is fully charged if its capacitor voltage exceeds a
maximum, and that it is fully discharged if its capacitor voltage is below a minimum.
The hold-timer state logic then turns off the charging or discharging of the hold-timer
capacitor. As long as the hold timer is not fully discharged, a current that determines
the dynamics of release in the slow peak detector is switched off.
The current comparator, current switches, charge-pump, 8dB/6dB attenuator and
hold-timer state logic blocks of Figure 3-7 are described in Figure 3-8A, 3-8B, 3-
8C, 3-8D, and 3-8E respectively. The two current comparators in Figure 3-7 that
compare attenuated and unattenuated versions of the fast envelope current with the
slow envelope current are implemented as shown in Figure 3-8A with simple cascoded
current mirrors, a differential pair, and an inverter. The switches M7 and Ms shown
in Figure 3-8B allow either I, or I2 to be steered to the output, and therefore, allow
either the slow envelope current or fast envelope current to be input to the translinear
controller. The hold-timer charge-pump is shown in Figure 3-8C. Simple differential
pair, current mirror and cascode circuits are used to generate its logical outputs. The
reset switch, Mg, is included for test purposes.
The 8dB/6dB attenuator is shown in Figure 3-8D: If V6dB is on, the triode switch
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Figure 3-7: Circuit blocks for the dual-loop controller, including the charge-pump
structure of the hold-timer.
M21 steers current from M20 to the output such that a current-mirror attenuator with
a gain of (4+ 1)/10 = 0.5 is implemented; if V6dB is off, the current-mirror attenuator
has a gain of 4/10 = 0.4. Simple state-logic blocks are shown in Figure 3-8E: This
logic ensures that the charging and discharging of the hold timer are only performed
if it is not fully charged or fully discharged respectively.
Explicit state storage is not used in these circuits to save valuable chip area.
Rather, my system implements implicit asynchronous state-machine control with
current-mode computation. My hybrid controller is a simple instantiation of a general
class of machines termed hybrid state machines (HSMs) [44].
3.4 Experimental Results
Both single- and dual-loop systems were fabricated in 1.5mm BiCMOS through the
AMI foundry. Both designs performed at low-power as expected. The single-loop
controller system was implemented on a 2.1mm x 2.1mm die with current-mode
programming. Operating at 2.8V with a peak current consumption of 9 - ll1 A, the
system demonstrates operation at 32.LW with 78dB of input dynamic range. Figure
3-9 shows a die-photo of the single-loop AGC chip. The effective loading of the
variable-gain amplifier output was 3pF computed from the observed 3dB rolloff at
9.6-kHz.
The dual-loop controller chip (shown in Figure 3-10) is 2.1mm x 2.1mm in size
with on-chip 4-bit programming for the compression factor a, 4-bit programming
for the maximum knee current, IMAX, and 2-bit programming for each of the four
fast/slow, attack/release time-constants for a total of 16-bits of programming. On-
chip latches store these bits before they are processed by current-mode DACs. The
DACs are biased with reference currents obtained from power-supply-noise-immune
and temperature-insensitive biasing circuits [36] [41].
Figure 3-10 shows a die-photo of the dual-loop controller chip. Operating from
2.8V supply, the peak current consumption of the dual-loop AGC and controller was
10 - 131 A, demonstrating 36MW performance. The state-machine consumed 1.4pW,
/OUT
Charge
VCharged- Current OFF
'ED,slow ED,fast Discharge
Current OFF
VDischarged
1%
E
Figure 3-8: Dual-loop controller circuits including the current comparator (A) em-
ploying a high impedance current subtractor and a voltage amplifier. The current
switching circuit (B) uses two pMOS triode switches to choose between input cur-
rents I, and 12. A charge-pump implements the hold-timer (C). To determine the
state of the charge-pump voltage, VHoldTimer, two open-loop voltage amplifiers are
included. The selectable attenuator for the fast filter current is shown in (D). State-
logic shown in (E) is included to prevent over-charging or under-charging conditions
for the hold-timer. The W/L's of all transistors are 8pm/3.2pm. The current bias
for the inverters, IBIAS, was chosen to be approximately 30nA.
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Figure 3-9: Single-loop controller AGC chip.
the hold-timer consumed 21LW, and the additional circuitry consumed 0.611W. The
total power of the dual-loop AGC is slightly higher than that of the single-loop AGC.
Under typical operating conditions; however, the supply current does not exceed
12pA. The effective 3dB rolloff was also 9.6-kHz for this configuration as the VGA
was the same in both configurations. The dual-loop AGC was designed to be digitally
programmable. The programming ranges, time-constants, and the number of bits for
each parameter are shown in Table 3.1. The power consumption of the single-loop
AGC system is summarized in Table 3.2. For the dual-loop AGC system the power
consumption is summarized in Table 3.3.
Figure 3-10: Dual-loop controller AGC chip. This die includes a parallel digital
programming channel for six separate parameters in the dual-loop design.
86
Table 3.1: Dual-Loop System Programming Properties
Programming Function Number of Bits Programmed Range
a (CR) 4 1-1.47
Maximum Gain (Knee point) 4 0.91 - 11.7 VRMS,0,Lt/VRMs,In
Tatk,fast 2 ims - 3ms
Tatk,slow 2 150ms - 300ms
TreI,fast 2 70ms - 140ms
Trel,slow 2 900ms - 1800ms
Table 3.2: Single-Loop Controller Power Consumption
Function Current Consumption @ VDD = 2.8V
Variable Gain Amplifier 400nA - 61 iA
Envelope Detector 910nA
Peak Detector 50nA
Translinear Controller 200nA - 1jtA Programmed
Biasing Circuits 1.84p1 A
Total Power Consumption Range < 9.8pA (27M/W)
3.4.1 Variable Gain Amplifier
I tested the variable gain subsystem for linearity, noise, and instantaneous output
signal-to-noise ratio. The power consumption of the VGA varied between 230nA -
31LA as the gain varied from approximately 1 to 13. The maximum output signal
amplitude, VMAX, at 1% Total Harmonic Distortion (THD) was largely invariant
with gain level suggesting that distortion is dominated by the output resistance in the
VGA rather than by the input V-to-I transductor. The corresponding maximum input
signal amplitude is obtained by dividing VMAX by the gain. It was maximum at a gain
of 1, with a measured value of 405mVrms. Figure 3-11 shows that VMAx does have
some dependence on the gain due to nonlinear effects in the V-to-I transconductor.
As the gain increases, VMAX initially increases because more current is available to
reduce slewing effects in the V-to-I transconductor, and the input signal amplitude
at VMAX falls with gain. At the largest gains the V-to-I transconductor is forced into
moderate inversion operation such that transistor saturation voltages at the output
of the transconductor reduce and VMAX falls.
Output noise for the VGA is shown in Figure 3-12. Theoretical predictions of the
Linear Range for 1% Distortion
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Figure 3-11:
varying gain
Maximum output signal of the variable
levels. The test frequency was 1-kHz.
gain amplifier for 1% THD at
Table 3.3: Dual-Loop Controller Power Consumption
Function Current Consumption @ VDD = 2.8V
Variable Gain Amplifier 400nA - 6pA
Envelope Detector 913nA
Peak Detectors (2) 103nA
Dual Controller IpA
Translinear Controller 200nA - 1pA Programmed
Biasing Circuits 3pA
Total Power Consumption Range < 12pA (34tLA)
Total Output Noise
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Figure 3-12: Total output noise at the VOUT node is integrated from 30-Hz to 100-
kHz. The solid line represents white noise modeled from Eq. 3.6. Theory and data
curves diverge at high gains owing to the relatively larger presence of 1/f noise at
these bias currents, which is not modeled in Eq. 3.6.
noise from Equation 3.6 are also plotted. I observe good agreement at lower gains.
At higher gains the theory and measured performance begin to diverge somewhat
owing to the relatively greater presence of 1/f noise in moderate and strong inversion
[38], which I did not model in Equation 3.6. At the highest gain of 11 within my
power specification, the output noise is near 680pVrms and the input-referred noise
is 62pVrms.
Two measures of the amplifier dynamic range are relevant for characterizing an
AGC. The first is the maximum possible input dynamic range which is defined as
the ratio of maximum acceptable input signal at the lowest gain after the AGC has
adapted, to the minimum detectable input signal, at the highest gain after the AGC
has adapted. This measure determines the overall dynamic range at the input that
will be faithfully represented by the AGC. My AGC system dynamic range is 78dB for
a 1% THD. The second measure is the instantaneous input dynamic range (IDR) from
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Figure 3-13: Maximum instantaneous output SNR versus gain for a 1 % distortion
limit. Note that this is a decreasing function of the gain as more gain increases the
output noise. Theory from Eq. 3.8 is shown in the solid line with a constant linear
range, VL.
the circuit which, at a fixed gain, is also the maximum output signal-to-noise ratio.
Figure 3-13 shows the IDR and the theoretical bound on the IDR from Equation 3.8.
Except for the largest gains where unmodeled 1/f noise is important, theory and
experiment are in good agreement. The AGC's dynamic range is determined by the
VGA's dynamic range since I ensured, theoretically, and verified experimentally, that
all other controller circuits contributed negligibly to noise and distortion.
3.4.2 Single-Loop AGC
I obtained compression and distortion measurements by applying sinusoidal inputs
to the single-loop AGC. I also applied speech and audio signals to the system for
listening tests using a microphone preamplifier with output dynamic range matched
to the input dynamic range of this system [31]. I tested the dynamics of the AGC
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Figure 3-14: Compression curves for varying a = {1.07, 1.16, 1.33, 1.43, 1.67}.
was imposed using the max circuit to enforce maximum gain current, Av =
These data were taken from the single-loop AGC.
A knee
600nA.
with tone bursts to represent changing input envelopes.
Gain
Figure 3-14 shows a set of compression curves for the single-loop system when a
maximum gain is enforced using the max circuit. For this example, a maximum gain
of 6 was set with IMAX = 600nA. The compression programming was controlled by a
4-bit DAC. Peak gain error owing to mismatch in the translinear circuit was limited
to 8% over the ten tested circuits.
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Dynamic Performance
The closed-loop transfer function for small-signal inputs obtained from Figure 3-5
and Black's feedback formula is given by
eOUT ( Av + l 7+TaS
eN a + (3.20)
eN 0+1 1+-s
Step response dynamics are governed by the pole at, w = (a + 1)/Ta = CR/Ta.
Note that, a + 1 = CR, such that as the compression ratio increases, the closed-
loop response to transients becomes faster. I determined the consistency of this
analysis from step-response measurements. Figure 3-15 shows the measured closed-
loop response versus the compression ratio. As predicted, the time constant is reduced
with the compression ratio. At higher compression ratios, there is more deviation
from theory due to increased effects of other parasitic time constants in the loop.
The experimental data of Figure 3-16 shows that the closed-loop time constant of
the AGC changes by only 15% over a 60dB change in input intensity demonstrating
relatively level invariant behavior. Over this range, the feedback gain-control current
changes by a factor of 4.5 in the CR = 1.3 case, and by a factor of 14 in the CR = 1.66
case.
3.4.3 Dual-Loop AGC
Since the dual-loop AGC has the same VGA circuit as the single-loop AGC, its noise
properties are virtually identical to that of the single-loop AGC. Similarly, its long-
term compression and knee characteristics are identical for the same settings. Its
primary difference from the single-loop AGC lies in its more complex adaptation
dynamics. Therefore, I will only focus on these dynamics.
Two simple control experiments demonstrated that the dual-loop AGC was work-
ing correctly. First, the application of sudden transients triggered the action of the
fast loop speeding up AGC dynamics. Second, during normal listening, i.e., in the
absence of fast transients, the hold-timer charged during increasing sound envelopes,
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Figure 3-15: Closed-loop time constants for the single-loop controller.
and discharged during decreasing sound envelopes.
Figure 3-17 shows the operation of the dual-loop AGC system under conditions
similar to those diagrammed in Figure 3-6. The AGC was configured with Tcharge
of 300ms and Tdischarge of 450ms for the hold timer. The input had two sets of 1-
kHz tone-bursts. The first tone-burst had a 50% modulation ratio and lasted from
500ms to is. The second tone-burst began at 2.5s with a 50% modulation ratio and
changed to 85% modulation ratio for a brief 100ms pulse at 2.75ms. The voltage
output response, vouT, shows slow adaptation to the smaller tone-bursts with an
attack time-constant of 7a,Slow = 300ms. During each of the smaller tone-bursts, the
hold-timer is active, charging while the slow loop continues to adapt to the sound
level. At the end of each tone-burst, the sound level is reduced and the hold-timer
discharges. The system successfully holds the slow-loop filter release condition to
prevent rapid gain adaptation. Only when the hold-timer has discharged does the
gain current, shown below the hold-timer voltage, begin to increase again with a
slow-loop release time-constant of Tr,SloWs = 1.5s.
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Closed-Loop Gain Control Time Constants -- First-order loop
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Figure 3-16: Closed-loop time constants for the single-loop controller versus input
level. The open-loop attack time constant Ta was set to 80ms.
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Dual-Loop Transient Operation
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Figure 3-17: A transient response of the dual-loop controller. The input waveform
VIN is designed to excite several of the relevant conditions for the hybrid controller.
The background sound is a 1-kHz sinusoid with tone-bursts presented at 0.5s and
2.5s. At 2.75s, a larger tone is presented with 100ms duration, intended to represent a
loud transient and trigger the fast response loop. The output voltage VOUT is shown
below the input voltage trace and indicates slow-loop adaptation in gain for each
tone-burst. The gain release does not begin until the hold-timer has discharged to
its resting level. This can be seen in the gain current shown at the bottom. When
the loud transient occurs, at 2.75s, the gain is reduced rapidly, corresponding to the
fast-loop attack time constant.
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The loud transient at 2.75s in Figure 3-17 excites the fast-loop. The gain decreases
so rapidly, i.e. with Ta,Fast = 4ms, that relative to the figure scale the event appears
as a vertical line in the output voltage plot. Because the slow-loop filter output never
catches up with the fast-loop filter output, the hold-timer continues to charge during
this period. When the loud transient subsides, the system returns to normal slow-loop
operation.
3.5 Summary
In this chapter, I have presented single-loop and dual-loop AGCs for bionic ears with
a dynamic range of 78dB, a power consumption less than 36pW, and an instantaneous
dynamic range of operation of 58dB for typical settings.
As predicted by the mathematics of log-linear feedback loops, experimental obser-
vations of closed-loop dynamics are level invariant and speed up as the compression
ratio of the AGC is increased. Theoretical analyses of noise, dynamic range, and
power are in good accord with measured experimental results.
Gain control systems are a crucial part of any low-power wide-dynamic-range
signal processing system. By using gain control to manage signal-to-noise ratio, I can
reduce the overall power consumption of my internal bionic-ear circuitry because it
operates with relaxed noise and linearity constraints without losing any important
information about the signal. I will briefly discuss a bionic ear processor which meets
these needs in Chapter 5 where a bionic ear system with suitable internal dynamic
range is described.
Patient listening comfort in noisy environments is also influenced by the type of
compression algorithm used. To improve patient comfort, my dual-loop AGC was
capable of being digitally programmed, exhibited closed-loop dynamics consistent
with the Moore algorithm for hearing aids, and was implemented as a novel hybrid
state-machine-and-analog-control feedback circuit. This hybrid analog-digital control
approach allows me to implement an algorithm, with asynchronous state decisions,
to be implemented without a full A/D-DSP system [5].
These AGCs are useful in both analog and digital bionic ear processors, as a front
end prior to analog spectral analysis or before A/D conversion. If they are used in
conjunction with a charge pump, to enable low voltage operation, they may also be
used as front ends in low-power hearing-aid processors.

Chapter 4
Feedback Analysis and Design of
RF Power Links for Low-Power
Bionic Systems
Implanted electronics are used in medical devices for diagnosis as well as for treatment
of a wide variety of conditions - pacemakers for cardiac arrhythmia, retinal implants
for the blind, cochlear implants for deafness, deep-brain stimulators for Parkinson's
disease, spinal-cord stimulators for control of pain, and brain-machine interfaces for
paralysis prosthetics. Such devices need to be small and operate with low power to
make chronic and portable medical implants possible. They are most often powered
by inductive RF links to avoid the need for implanted batteries, which can potentially
lose all their charge or necessitate re-surgery if they need to be replaced. Even
when such devices have implanted batteries, an increasing trend in upcoming fully
implanted systems, wireless recharging of the battery through RF links is periodically
necessary.
Figure 4-1 shows the basic structure of an inductive power link system for an ex-
ample implant. An RF power amplifier drives a primary RF coil which sends power
inductively across the skin of the patient to a secondary RF coil. The RF signal on
1@ 2007 IEEE. Reprinted, with permission, from Transactions on Biomedical Circuits and Sys-
tems.
the secondary coil is rectified and used to create a power supply that powers internal
signal-processing circuits, electrodes and electrode-control circuits, signal-sensing cir-
cuits, or telemetry circuits depending on the application. The power consumption of
the implanted circuitry is eventually borne by external batteries that power the pri-
mary RF coil; if an RF link is energy efficient, most of the energy in the primary RF
coil will be transported across the skin and dissipated in circuits in the secondary. It is
also important for an RF link to be designed such that the power-supply voltage cre-
ated in the secondary is relatively invariant to varying link distances between the pri-
mary and secondary, due to patient skin-flap-thickness variability, device-placement,
and device variability.
Recent advances in signal processing and electrode design have reduced power
dissipation in internal circuits considerably. For example, a cochlear implant pro-
cessor with only 250IpW of signal-processing power [41][36] can be combined with
electrodes that dissipate 750,/W of power via lowered impedance strategies or low-
power stimulation strategies [60] to create cochlear-implant systems that dissipate
1mW of power. Pacemaker systems often run on power levels that range from 10/tW
to 1mW depending on their complexity. RF power links for such systems need to
achieve good energy efficiency such that needless amounts of external power are not
used to power an efficient internal system. This chapter explores the design of such
RF links and builds on prior work in relatively high-power systems. Small losses that
are important in low-power systems, may be insignificant in higher-power systems.
For example, the retinal-implant design described in [12] is geared towards systems
that dissipate near 250mW; it dissipates 40mW in its closed-loop Class-E power am-
plifiers alone, which is prohibitive for my intended applications but acceptable in the
retinal-implant design. As another example, the design described in [61] is geared
towards a link system that is capable of driving amperes of current into the primary
portion of the link such that a reasonable amount of power may be received in several
tiny secondaries.
A theoretical model of RF links has been described in [62] who focused on operat-
ing at conditions of critical coupling. In critically-coupled conditions, the magnitude
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of the voltage transfer function from the primary to the secondary is maximized and
the voltage is relatively invariant to varying link distances. However, the energy-
transfer efficiency has a theoretical maximum of 50% at critical coupling, and actual
experimental measurements were found to be in 5% to 32% range, lower than is de-
sirable for my applications. In my work, I have focus on designing for maximum link
energy efficiency and obtaining acceptable robustness to inter-coil separation. In this
chapter, I derive an explicit loading condition for optimal energy efficiency and show
that my measurements are in good accord with theory. My feedback method yields
a simple-and-pleasing result that shows that at critical coupling, the feedback-loop
transmission is -1, a result in accord with formulas in [62].
The work in [63] describes a clever technique for adapting the operating frequency
of a Class-E power amplifier such that good energy efficiency is always maintained
independent of the geometry-dependent coupling between the primary and secondary.
The technique appears to be more suited to relatively high coupling, requires a tapped
primary, and measurements did not include efficiency losses due to rectifier circuits. I
have chosen a simpler and different power-amplifier topology in this work to minimize
power losses that may be caused by added complexity and to minimize robustness
and instability issues caused by more complex Class-E topologies.
I will only focus on issues regarding power transfer since efficient power transfer is
the bottleneck in RF links, not efficient data transfer. Several papers have described
schemes for sending power and data through the same link [61, 22, 641. It is worth
pointing out that power transfer is more efficient with high-Q coils, a requirement
that can conflict with data transfer if a high-bandwidth data link is necessary. Thus,
it is often advantageous to optimize power and data transfer at different operating
frequencies.
The contributions of this chapter are two-fold: First, I describe a feedback analysis
which aides in understanding optimal voltage-transfer and power-transfer functions
for coupled resonators from a viewpoint that appears to be simpler than prior alge-
braic analyses and leads to a methodology for systematic design. Second, I describe
the design of a low-power integrated Class-E power amplifier switch and controller
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Figure 4-1: An example of a low-power bionic implant system is shown.
that demonstrates sufficiently small loss for a load power of 1mW such that high over-
all energy efficiency in an RF link is achieved. My overall efficiency measurements
also include losses due to rectifier circuits.
This chapter is organized as follows. In Section 4.1, I discuss the theory of linear
coupled resonators, the role of feedback, and derive expressions for efficiency. In
Section 4.2, I discuss the design of a bionic implant power system, with attention
to efficiency at low power levels. In section 4.3, I present experimental results. In
Section 4.4, I conclude by summarizing the main contributions of this chapter.
4.1 Basic Model of Coupled Resonators in an RF
Link
A pair of magnetically coupled resonators are shown in Figure 4-2 and represent
a model of the RF link with the primary resonator on the left and the secondary
resonator on the right. The mutual inductance between the primary and secondary is
represented by M. The resistances R1 and R2 are implicit resistances due to coil losses
in the inductances L 1 and L2 while C1 and C2 are explicit capacitances used to create
a resonance in the primary and secondary respectively. Using a resonant secondary
circuit amplifies the induced voltage and is helpful in overcoming the turn-on voltage
of rectifier diodes. A series-resonant primary network requires lower voltage swings at
its input because the phase of the inductor and capacitor voltage cancel at resonance.
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V, RL,ac
Figure 4-2: Inductively coupled series-parallel resonators. Coupling between the
inductors is modelled with dependent voltage sources sMil and sMi2.
The rectifier circuit that is in parallel with C2 has been replaced by an equivalent
linear resistance RL,ac that represents its effect at the RF frequency: If the ripple on
the output of the rectifier circuit is small, achieved due to a large load capacitance
CRECT at its output as shown in Figure 4-1, then, since the rectifier output DC voltage
is approximately the peak a.c. RF voltage at C2, the a.c. r.m.s. energy at RF must
be equal to the DC energy dissipated at the resistor by energy conservation; thus,
RL,ac = RL/2, where RL is the effective load of all the internal implanted circuits
powered by the rectifier supply created at CRECT*
The geometric coupling factor between two coils of wire, k, is the ratio of common
flux linkage between the coils. If two coils of wire are placed near each other, the
common flux between the two coils cannot exceed the total flux produced by either of
the coils. Therefore, for a uniform dielectric environment the coupling factor JIk < 1.
Writing the mutual inductance as the geometric product of the discrete inductances
M = kIV/L7L, we can also understand the coupling factor k as the fraction of induced
voltage on one coil due to current in the other coil. We model this dependency with
the controlled sources sMil, and sMi2 in the coupled resonators.
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Figure 4-3: Feedback diagrams for coupled resonators in Figure 4-2. The top diagram
(a) shows the loop diagram under all frequencies. The bottom diagram (b) shows an
approximate loop diagram under resonant conditions w = 1 - 1
4.1.1 Feedback Analysis
The block diagram in Figure 4-3a models the circuit of Figure 4-2. The loop trans-
mission,
s2M2
L(s) = (s)Z(s)' (4.1)
Z1(S)Z2 (SY
-w 2k2L 1L 2L(jw) = ()Z 2 () (4.2)
zI (jW) Z2 UL
is of a form that appears to indicate positive feedback at d.c: The loop transmission
L(jw) near w = 0 is k2w4L 1C1 L2C2 implying a positive loop transmission at and near
DC. While this may seem puzzling at first, the loop transmission is easily interpreted
as the product of two Lenz's law expressions, each of which implements negative
feedback from one coil to another, but whose product is positive. The magnitude of
the loop transmission at w = 0 is 0 and at w = oo is k2 , which is less than 1. The
phase and magnitude of the feedback changes with frequency in between these limits
according to the expressions above.
The feedback effects can be viewed as creating an effective impedance in the
primary circuit due to reflected impedance from the secondary if I evaluate sMi2/i
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Using the feedback diagram,
sMi2  s2M2
-= - ZiL(s). (4.3)i1 Z2
Looking into the input of the primary resonator, the net input impedance Zi, is then
given by
Zin(s) = Z1 (s) (1 - L(s)). (4.4)
As the coupling increases the loop transmission, the input impedance is dominated,
first by the primary impedance, Zi(s), and then by the impedance seen in the pri-
mary due to reflected secondary loading -Zi(s)L(s). The feedback block diagram
in Figure 4-3b shows a simplification of the block diagram under resonant conditions
when w, - 1 1 where -22- - L2 is the parallel-to-series impedance
wLhen 1L 2  RL,a RL,acC2
transformation of RL,ac due to the resonator formed by L2 and C2.
4.1.2 Root Locus Analysis
A helpful simplification to the loop transmission in the feedback loop in Figure 4-3a
is to write the resonators as second-order systems with quality factor Q and natural
frequency w.,
2 sR 1 8 2 + -• 02
S2 + L Q W (4.5)
L L
where R' is the effective resistance due to all losses in the primary or secondary.
Finding the simplified loop transmission using the bandpass definitions in Equation
4.5,
s 2M 2  s 2k2L 1L2
L(s)
ZI Z2 Z Z2
k2 92 S
2
Sn,1 ,2 (4.6)
52 + 3 +1 8 + +1
- (, 1 Wn,1Q1±1) (U + wLQ2 f)n, n, 1 + ,2 2
Here, the natural frequencies of the resonators are w,,l and wn,2, respectively.
Under feedback, the open-loop poles associated with each of the resonators move
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on the complex plane as the geometric coupling factor k varies with inter-coil sepa-
ration or misalignment and changes the root-locus gain. In a retinal implant the eye
moves during normal patient activity changing k. Each of the resonators in Figure
4-2 is characterized by a natural frequency, w, and damping factor, 1 = -=
Ideally the quality factor of each resonator is set by only the effective coil resistances,
R 1 and R 2, and RL,ac; however, in a real system, the resistance of the power ampli-
fier, resistance in the capacitors and objects in the environment can all contribute to
reducing the effective quality factor of the coils.
Figure 4-4 shows how the four open-loop complex poles move under positive feed-
back as the root-locus gain parameter k2 is changed. The techniques used to create
this plot are the standard techniques of root locus from feedback theory [301. The
open-loop poles in Figure 4-4(a) are identical and model the case where no loading
is applied to the secondary circuit. Now, adding the resistor RL,ac to model rectifier
loading, the damping of the secondary resonators will be different from that of the
primary. The open-loop secondary poles appear more damped on the w, circle, shown
in Figure 4-4(b). In this new configuration the poles move along the w' circle towards
one another and then split along the trajectory loci for the unloaded case. The four
asymptotes of the root-locus trajectories enter the origin along the positive and nega-
tive X-axis and positive and negative Y-axis asymptotes at infinite root-locus gain. It
is interesting to note that the root-locus trajectories predict that the lower-frequency
closed-loop pole pair that is radially closer to the origin and moving towards it will
have a higher quality factor due to their extreme angle of entry, while the closed-loop
pole pair that is radially further from the origin and moving away from it will have a
lower quality factor due to their less extreme angle of entry. My experimental mea-
surements, presented in Figure 4-7(a) in a future portion of the chapter, confirm this
theoretical prediction, a fact that is seen in all prior data in the literature, but that
appears to have never been commented on or explained.
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Figure 4-4: Root locus diagrams are shown for two resonator cases. In (a), the
resonators are identical. A loaded resonator case (b) will have a higher damping
factor due to energy lost to the rectifier. In this case the poles move together before
splitting from the constant-w,, circle.
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Figure 4-5: An overall Nyquist diagram of L(s)/k 2 is shown in (a) and detail near the
origin is shown in (b). As the frequency approaches w, the Nyquist plot approaches
the 1800 point with magnitude Q1Q'2 . For L(s) = -1, and this phase condition we
must have k = k,.
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4.1.3 Coupled Resonator Voltage Transfer Function
From the block diagram in Figure 4-3, I can write the transfer function,
V2 (8) L(s) 1 RL
v1(s) 1- L(s)) \sM (.sC2RL + 1
lL(s) 1 RL
1 - L(s) sk- \ 2L) sC RL + 1
SkL'(s)) ( 1 R (47)1 - k2LI(s) svLl SC2RL + 1
where we've defined L(s) = k2L'(s) to explicitly indicate the dependence of the loop
transmission on the parameter k. By differentiating the latter equation w.r.t. k
and equating it to zero, it's easy to show that the voltage transfer function has an
extremum when k2L'(s) = -1, i.e., when the loop transmission L(s) is -1. Physically,
this extremum can be shown to be a maximum: When k is small, the voltage transfer
function is small because there is little coupling of the current in the primary to the
dependent voltage source in the secondary; when k is large, the input impedance seen
in the primary Zin(s) = Zi(s)(1 - L(s)) increases as L(s) = k2L'(s) increases with k
such that the current in the primary reduces, decreasing the voltage transfer function.
The optimal or critical coupling occurs when k2 L'(s) = L(s) = -1, at which point
the voltage transfer function is maximized. At this value of k = kC, the link is said
to be critically coupled. Note that at this value Zi,(s) = 2Zl(s) or equivalently, the
reflected impedance of the secondary in the primary, -Z 1 (s)L(s), is equal to Zi(s).
At resonance, the loop transmission can be further simplified by including the
effect of the load resistance, RL,ac, transformed by the secondary circuit,
(s)~ (wLl wL 2  2
L(s) = Z2 = -k 2 1 2. (4.8)R 1  R 2 + ,2'
RL,ac
where Q' is the loaded Q of the secondary and implicitly defined as shown. Thus, at
critical coupling,
1
S= kc = . (4.9)
108
At this critical coupling, since the reflected resistive impedance of the secondary in
the primary is equal to the resistive impedance in the primary, 50% of the power of the
primary driver is dissipated in the secondary. Thus, the maximum energy efficiency
at critical coupling is 50%. The actual energy efficiency is lower than 50% because
all of the energy dissipated in the secondary is not dissipated in the load, RL,ac, but
some of it is dissipated in the coil resistance R2 as well.
The Nyquist plot of L'(s) = L(s)/k 2 is shown in Figure 4-5 such that 1/k 2 may
be viewed as a gain parameter of the plot. Since k2 is always less than 1, the 1/k 2
point always lies outside the contour that intersects the '1' point, therefore, in this
positive-feedback version of the classic Nyquist plot, stability is guaranteed. Note,
that at the 1800 phase point, each resonator contributes approximately 90 degrees of
phase at its natural frequency wn, wn,2 - wn. The critical coupling point, being
a maximum, yields robustness in the primary-secondary voltage gain to variations in
inter-coil distance or misalignment, which affect k.
4.1.4 Limits to Energy Efficiency
As energy flows from the source, vl, to the load element RL,ac, it is diverted or
dissipated in two mechanisms. First, energy must couple from the primary circuit to
the secondary circuit and this coupling depends on the reflected load of the secondary
in the primary. Second, energy in the secondary circuit dissipates either in the load
element, RL,ac, or in the lossy resonator element, R 2. The secondary circuit is most
efficient when operated at resonance, Wn, 2 = - Choosing the primary circuit
with the same series resonance increases the voltage gain between the primary and
secondary and minimizes the input voltage at the primary.
Primary-Secondary Energy Transfer
Energy delivered to the primary circuit is either dissipated in the intrinsic resistance,
R1, or delivered to the secondary. Of course, this statement ignores any loss mech-
anisms which may be present in the surrounding medium. Driving the dependent
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source impedance represents the work required to deliver power to the secondary
circuit. Thus, the fraction of power transferred to the secondary circuit is the split
between power in the intrinsic resistance, R 1, or the dependent source, sMi2. From
our feedback diagram, I can write the reflected impedance in the dependent source,
sMi2 W2 M 2
Z2,1 - 2  (4.10)
The same current, il, flows through both elements, and I can write the fraction of
energy dissipated in the dependent source as a voltage divider using Equations 4.3,
4.4 and 4.8,
PsMi 2  i2Z2,1 ZiL(s) k2Q1Q2PSLik1 (4.11)Pk i2Z, + i2Z 2,1  Z1 - ZiL(s) 1 + k2Q1Q
Typically the unloaded secondary circuit can have a high quality factor meaning that
overall quality factor Q' is dominated by the quality factor of the load QL = wRLC2.
Equation 4.11 indicates the need to maximize the geometric coupling factor, k, quality
factor of the primary circuit, Q1, and the loaded quality factor of the secondary circuit,
Qg, to achieve minimum dissipation in the primary coil's resistance. The equation
also illustrates that above the critical coupling factor, keit, the primary-secondary
coupling efficiency increases from 0.5 and begins to approach 1. From the Nyquist
diagram for L'(s) in Figure 4-5, we can see that the maximum value of IL'(s)l is
Q1Q'2 . At this maximum point, I can operate at or above k = kI to have a coupling
efficiency between the primary and secondary greater than 50%.
Energy Dissipation in the Secondary Circuit
The energy coupled to the secondary circuit is dissipated in both the parasitic element,
R 2, and the load network, represented in this linear model by RL,ac. At resonance,
writing the fraction of power delivered to the load element,
PL 2
2 = P Q2 (4.12)2 2 + 110 L
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Equation 4.12 represents the energy divider relationship during the waveform cycle
between the lossy elements, R 2 and RL,ac. Equation 4.12 delivers maximum energy
to the load when the effective Q of the load network QL = wRL,acC2, is minimized.
From Equation 4.11, the primary-secondary coupling efficiency, %7k, increases as
QL is increased since Q'2 = (Q2QL/(Q2 + QL)); from Equation 4.12, the secondary
efficiency decreases as QL is increased. Thus, there is an optimum QL or equivalently,
an optimal load RL,ac, at which the overall energy efficiency is optimized.
Optimal Loading Condition
The net energy efficiency is given by( k2Q1Q Q2
77277k = ( (4.13)
By differentiating Equation 4.13 w.r.t. QL, I find an optimal loading condition at
which the energy efficiency is maximized,
QL,ot = k Q (4.14)
At this optimum, the maximum achievable efficiency can be written in terms of the
coupling factor and unloaded quality factors of the coils, Q1 and Q2.
k2Q1Q2
r)MAX= (4.15)(kQj + 1) (kQ2 + 1)
This form is more practical than writing a full solution of the losses in each resistive
element and summing them as has been done previously [62].
Using values of experimental components listed in Table 4.1, and the experimental
setup shown in Figure 4-6 and described in its caption, I obtained measurements of
the RF link that illustrate the theoretical effects discussed above. Figure 4-7a reveals
the frequency transfer functions of coupled resonators as the distance between the
primary and secondary is varied. After the critical coupling distance (or equivalently
after the critical coupling kc), where the voltage transfer function is maximized, there
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Table 4.1: Efficiency Test Setup Parameters
Parameter Notes
Output Power Level PRLc 4mW
Operating Frequency f _ 4.5MHz
Coil Separation Distance d 1mm - 30mm
Class-E Power nFET Fairchild NDS351
RDS,on -- 0.6 for VGS,on = 3V
L1 10 turns of 32 gauge r = 15mm
3.2pH with Q1 _ 70
C1 150pF
Cs 60pF
L2 15 turns of 32 gauge r = 15mm
4/tH with Q2 -- 70
C2 220pF
LRFC Coilcraft 1812PS-223KL
LRFC = 22pH
are two frequency peaks with the lower frequency peak having higher Q and the
higher-frequency peak having lower Q in accord with the root-locus predictions of
Figure 4-4. Figure 4-7b shows that the voltage peak at resonance is non-monotonic
and peaks at the critical coupling kc, 0.1. Figure 4-8 shows the results of the overall
power transfer efficiency (ignoring the Class E amplifier and rectifiers for now) for
four separation distances. Note that the peak efficiency shifts to lower load resistance
as the coils are moved closer together in accord with the theoretical predictions of
Equation 4.14.
4.2 System Design
The power driver, inductive link, secondary circuit, and rectifier, each contribute to
wasted power. The overall efficiency of the power system is the product of the power-
processing stages, including the driver efficiency, /dariver and the rectifier efficiency
trect. The overall efficiency is just the effect of all of these stages on the input power,
77 total = r7driver7?k772?•rect•
Equation 4.15 predicts that the best unloaded quality factor for both primary
and secondary coils maximizes the asymptotic efficiency of the link. Coils generally
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Figure 4-6: The test setup used for inductive power transfer system tests is shown.
The coil separation can be adjusted and measured with millimeter accuracy. Coil
rotation can also be explored for both the primary and secondary coils. The electronic
boards are glued to Delrin scaffolding with Teflon screws used to bind the various
portions of the scaffold.
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Figure 4-7: The left plot (a) shows how the closed-loop poles move as the coil distance
is changed. At some coil separation, the poles begin to move apart and a low-frequency
high-Q and high-frequency low-Q peak are observed. The right (b) plot shows the
voltage peak at resonance as I change the coil coupling factor. The peak occurs at
roughly kc - 0.1.
have better Q at higher frequency w since their electromagnetic skin-effect resistive
losses scale like Vf while their reactance scales like w. A large operating frequency
does however, lead to more sensitivity to parasitics, increased tissue absorption, and
increased losses and or increased power in the Class E drivers that require better
timing precision at higher operating frequencies. The presence of the high dielectric
tissue of the body surrounding the implant can also lower the self-resonance frequency
of the coil due to inter-turn coupling. With these tradeoffs in mind, I chose to operate
at 6.78MHz, an unlicensed ISM band. I used multi-stranded Litz wire for the coils.
Such wire mitigates skin-loss resistive effects by accumulating the increased skin-effect
circumferential area available in each strand of wire rather than relying on the skin-
effect circumferential area available in just one strand. In this operating frequency
band, I can obtain inductors from 11pH to 15pH and quality factors of 80 - 150.
More details on the influence of the number of turns, coil separation, and coil
misalignment on k can be found in [65]. To give a sense of the range of coupling
factors for the coils in my system, a set of measurements for k are shown in Figure
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Figure 4-8: Efficiency of power transfer between coupled resonators for varying load-
ing. The data I show were produced by ignoring switching losses in a discrete Class-E
amplifier implementation.
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Coupling factor for aligned coils r1 = r2 = 14mm
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Figure 4-9: The coupling factor k for coils of radius 14mm are shown. These mea-
surements were taken using the test setup shown in Figure 4-6.
4-9.
My design procedure begins with the inductive link and secondary circuit, as these
are typically the most difficult to maximize. Then the design of the power driver and
rectifier follow. My design is based on the following steps:
1. From the given load that one is required to drive in the secondary, and the
mean expected k, design the secondary circuit for achieving optimal overall effi-
ciency from Equations 4.14 and 4.15, and to maintain resonance at the desired
operating frequency.
2. Choose a desired primary-secondary voltage gain of the link and implement it
by choosing appropriate element values in the primary.
3. Design the power driver and rectifier circuits to be as efficient as possible by
optimizing their design to yield minimum loss.
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Table 4.2: Secondary Resonator Design
Parameter Notes
RL,ac 2.5kg
C2 93pF Mica Q , 400
Rectifier Diode, D 2 x HBAT54C Schottky diode
Cp,_ar _ 13pF
C2,total 119pF
L2 8 turns of 22-strand Litz wire r = 15mm
4.71LH with Q - 140
Unloaded Q2 90
QL 12.6
4.2.1 Resonator Design - Load Design
From the limitations on the physical size of the implanted and external coils, I can find
the range of coupling factors for the operation of the system. The range of coupling
factors can be reduced with intentionally misaligned coils [66], at the expense of
peak efficiency. In many transcutaneous bionic implants, the skin-flap thickness, d,
can vary from 1mm - 10mm. The implanted and external coils are chosen to have
a radius of 14mm. This size and range of separations gives a range of coupling
factors 0.04 < k < 0.17. As the 6mm condition is the most common, I have chosen
the coupling factor of 0.084 as the optimal coupling factor. Therefore, the optimal
loading quality factor is QL,opt - 12.
The electrode stimulation circuits present an effective load resistance to each of the
rectified supply voltage nodes, +VRECT, and -VRECT, of 10kQ. For both rectifiers
in parallel, the effective ac resistance load, RL,ac = 2.5kQ. Now, with the operating
frequency and the load quality factor chosen, this constrains the choice of secondary
capacitance and inductance. Note that the effective capacitance at the resonator
node, v2, must account for the capacitance due to the diodes, as well as parasitic
capacitance due to the self-resonance of the coil. For a robust implanted design, the
coil capacitance must be much smaller than the explicit capacitance at the node C2,
to prevent tuning shifts when the unit is implanted under tissue. The final secondary
circuit design is summarized in Table 4.2.
With the secondary network chosen, I can turn to the design of the primary. The
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voltage gain between the primary and secondary circuits can be scaled by choosing the
primary inductance Li w.r.t. the secondary inductance L 2: The voltage gain at the
critical coupling when k I L(jwu,) = 1, is the maximum possible gain obtainable. Its
value is easily found by substituting M = kcritjLL k it 1~,2 = 1, L1C1 = L2 2
1/w,2, and L(s) = -1 in Equation 4.7 with wC 2 assumed much greater than 1/RL,ac
(i.e., QL is at least greater than 10). It is found to be
(V L (4.16)
V1 MAX 2 L
For my system, I chose a primary inductance of L1 = 6.5 p H to reduce the gain due
to the high quality factor of the resonators. With the choice of L 1, the value of C1 is
chosen such that L1 and Ci resonate at w,.
4.2.2 Driver Design
When designing power amplifiers to drive the primary in low-power RF links, there
are three considerations: First, the output resistance of the drive circuitry must
not reduce the effective quality factor of the primary circuit greatly to maintain the
asymptotic efficiency performance derived in Equation 4.15. Second, the driver should
be resilient to changes in the load - the reflected load from the secondary circuit can
constantly change the primary resonator's damping characteristics. Finally, complex
techniques for reducing capacitance switching at control terminals in a power amplifier
are too costly in milliwatt systems like ours and are to be avoided. A design that
fulfills these requirements is described below.
Figure 4-10 shows a Class-E power amplifier: A single switch M is used to pe-
riodically toggle between fluxing up an inductor, LRFC, or switching the current in
the inductor to the output network at the drain node, Vd. The resultant square wave
harmonics are filtered by the resonant driven network. With careful choosing of the
load Cs w.r.t. to the dynamics and parameters of the driven primary network, this
topology can minimize fCsv2 switching losses in M, by only turning M on when vd
is near ground [67].
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Figure 4-10: A switching power driver (Class-E) is shown with the primary circuit
and a one-shot control loop. The Class-E supply voltage, VDD,CE, controls the power
level, while the clock, comparator, NOR gate, one-shot circuit and latch control the
gate drive timing.
The damping seen in the driven primary changes due to variations in the reflected
impedance from the secondary caused by variations in coupling. To adapt to these
changes, I built a simple one-shot feedback controller, shown as control blocks on the
left half of Figure 4-10. The drive circuit is triggered by a fixed clock which resets
the gate drive signal through a dynamic latch turning the power switch M off when
the clock goes low. The current from LRFC is then directed onto Cs and the primary
network. When the resonator voltage drops near ground again due to the resonant
behavior of the driven network the comparator triggers and turns on the power switch
through the NOR gate, a pulsatile one-shot, and fast latch. If the comparator signal
has not arrived by the end of the clock cycle, then the high-going clock will turn
on M. Thus, the controller achieves fixed-frequency operation set by the clock, but
adapts to changes in the driven network that speed up the return of vd to ground.
The comparator is implemented as a simple ratioed inverter and shown in Figure
4-11.
Optimal device sizing of the switching transistor in the Class E amplifier
When the switching transistor M in Figure 4-10 is turned on, it conducts current
flowing from LRFC and from the primary resonator. A large WIL for the switching
transistor M in Figure 4-10 reduces its on resistance, RDS,on. A low RDS,on is im-
portant for ensuring that the quality factor of the driven primary resonator is not
degraded greatly; a large W/L also minimizes the IFcRDS,,on loss, although this loss
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Figure 4-11: A simple comparator for the Class-E controller. The comparator triggers
the NOR gate when Vd approaches zero volts. The device sizes were ratioed to obtain
a low voltage threshold. The threshold is intentionally not exactly at ground to allow
for some error compensation due to delays in my control scheme.
is rather small in my design. However, a large W/L in the M device increases the
the input gate capacitance of M and begins to increase switching losses at its gate
input. Thus, there is an optimal W/L sizing that minimizes the power losses in M
due to gate switching and due to increased losses in the primary resonator.
To estimate this optimum, I will first assume that Q1 in the primary resonator
circuit is determined entirely by RDS,on since it was found to be significant compared
with R 1 in our design. Then, from Equation 4.11, with Q1 = (wL1)/RDS,on) and
Q'2 QL,
PRDSon 1 + k2QL (4.17)
RDS,on
Equation 4.17 yields the resonator power loss as a function of RDS,on or equivalently
with 1/(W/L) of the transistor M. If I sum this power loss with the increase in gate
switching power, which rises with WL in the transistor, I can determine an optimum
sizing for the power device. The optimum in my 0.5pm process is near 1200pm x
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0.5/pm. Such a transistor is implemented with many parallel fingers on a chip.
During the time when the FET M is turned off, the drain voltage pulse can reach
high voltage values. The integrated devices have a breakdown voltage of 11V. To
avoid breaking down these devices, the resistance seen in the primary by the Class-E
driver must be low enough to not cause breakdown or the Class-E driver must be
run with VDD,CE in Figure 4-10 low enough to not cause breakdown. In addition, an
off-chip Schottky diode protects Vd from under voltages below ground. At these low
power levels, the effective magnetic field strength is low enough such that regulatory
issues are not a big concern.
4.3 Measured Performance
I fabricated a power-system chip on AMI's 0.5p/m SCMOS process offered by MOSIS.
Figure 4-12 shows the die which includes two sizes of power switches, and includes
independent gate drivers and controllers, PTAT comparator biasing, a crystal clock
generator, and a feed-forward data path described in Chapter 5. Testing was done for
a 1.8V digital supply voltage. The controller comparator, shown in Figure 4-11, was
biased with 281pA and sized to minimize delay. Including wasted biasing power, the
comparator consumes 56MW of power. The gate driver and remaining control circuits
consume 48/W from the supply. All these dissipations are added in my computations
of the final efficiency so that it is as accurate is possible. Table 4.3 shows our final
measured parameters for the rest of the system.
The primary coil, L 1, had an intrinsic quality factor of over 100. However, the
power switch in the Class-E amplifier contributes to the effective series loss in the
primary significantly, such that
wL1
Q1,eff - L, (4.18)R, + RDS,on
Since RDS,,o was found to be 5Q, it reduced the primary quality factor to 35. Table
4.4 summarizes my final measured performance numbers including this effect. Figure
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Figure 4-12: Die photograph of the 0.5pm power systems chip. This chip includes
two power switches and two independent controllers. A clock generator, for off-chip
crystals, as well as a feed-forward data system (not discussed in this chapter) are also
included on the chip.
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Class-E Power System Waveforms (d=4mm)
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Figure 4-13: System waveforms, including the clock, gate-driver signal, Class-E drain
voltage Vd, secondary voltage v2, and rectified voltage VRECT are shown for a 4mm
coil separation condition.
4-13 shows the basic waveforms of the Class E driver. Figure 4-14 illustrates that my
clocked one-shot strategy is operating over a lmm-10mm range of coil separations.
Figure 4-15 shows the variation of rectified output voltage over a range of coil
separations. For all coupling cases, there is less than 16% difference in the minimum
and maximum voltages. Thus, my design, which targets efficiency rather than critical
coupling, is nevertheless robust in its voltage-transfer characteristic to changes in link
coupling.
In future work, a feedback system which measures the appropriate primary-secondary
voltage-power relationship can be implemented without much power. Such a system
could use 4 bits to set the voltage range for the factor-of-10 variation in power lev-
els from 1mW 10mW. A range of primary class-E voltages from only 0.6V - 2.5V
can provide the needed range of power to the secondary over all possible separation
conditions.
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Class-E Drain Voltage Waveforms, vd
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Figure 4-14: Three cases are shown for the Class-E drain voltage vd. Note that the
switch timing has adapted slightly to reduce the amount of fCvi wasted power under
the 1mm and 10mm conditions. Furthermore, the action of the protection diode can
be seen in the d = 10mm case where the drain voltage has dropped below ground.
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Figure 4-15: Variation in the rectified output voltage is shown for two power driver
voltage levels. The rectified voltage variation is less than 16% for all cases.
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4.3.1 Efficiency
I tested the overall efficiency for a range of distances and power levels suitable for
the application. Figure 4-16 compares my measured efficiency with theoretical pre-
dictions. The top trace indicates the theoretical performance possible if the load is
adapted for each coupling factor, i.e., Equation 4.15. The dashed trace shows the
theoretical performance for a fixed QL,opt -- 12, the experimental situation, and for
which Equation 4.13 is predictive. As can be seen, the agreement with theory is fairly
good. The 1mW characteristic deviates more from theory than the 10mW character-
istic because the fixed power used by the controller and gate drive power are a more
significant fraction of the overall power.
To examine deviations of experiment from theory more closely, Figure 4-17 breaks
down the efficiency of the various components of the system. These efficiencies were
determined from measurements of the wasted power, the input power, and output
power at the secondary. At the lowest power operating level, rectifier and gate-
switching losses contribute the most because these losses do not scale with power
level like efficiencies in linear portions of the system, e.g., the primary-secondary
coupling.
My system delivers 10mW at typical coil separations with 61% efficiencies, in
excellent agreement with theoretical predictions. Note that a higher value of QL,opt
would improve efficiency for low k as Figure 4-16 shows or Equation 4.14 predicts.
The 5Q series resistance of the power switch degrades efficiency due to the reduction in
the quality factor of the primary. Using Equation 4.15 at k = 0.09, and a redesigned
value for RDS,on = 2Q, the asymptotic efficiency can be as high as 85%. A more
thorough analysis of the losses in the amplifier, including a more detailed tradeoff of
conduction and switching losses is presented in Appendix B.
I obtained efficiency measurements with a bag of saltwater as well as a slab of
Delrin between the primary and secondary coil. The measurements indicated a slight
shift in resonance frequency which degraded my efficiency by 2% to 3%. The robust-
ness of my design to such effects is because an explicitly large C2 in the secondary
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Table 4.3: Final System Specifications
Parameter Notes
Output Power Level PRL,de 1mW - 10mW
+VRECT, -VRECT with RL,dc = 10kQ each
Operating Frequency f 6.785MHz (on-chip generator w/ off-chip crystal)
Coil Separation Distance d 1mm - 10mm
Class-E nFET 100 fingers x12pm x 0.5ptm
Cgate ~ 2.1pF
Class-E Supply Voltage, VDD,CE 0.6V - 2.5V
L1 10 turns of 22-strand Litz wire r = 15mm
6.5pH with Q1 - 94
C1 1000pF Mica
Cs 30pF
L2 8 turns of 22-strand Litz wire r = 15mm
4.7jH with Q2 - 90
C2  93pF
Rectifier Diode, D 2 x HBAT54C Schottky diode
_,._ ~ 13pF
LRFC Coilcraft 1812PS-223KL
LRFC = 22/iH
that dominates over stray capacitance and self-resonance effects in the coils.
4.4 Summary
I have used a feedback viewpoint to add geometric insight to the design of RF power
links. My design approach focused around the choice of an efficiency-maximizing
load for an expected mean separation between primary and secondary coils. The
approach also yields voltage-transfer functions that are fairly robust to changes in
coil coupling parameters. I used these techniques to build an RF power link for use
at 1mW-10mW load power-consumption levels and for 1mm-10mm coil separations.
At such low power levels, rectifier losses and Class-E power amplifier losses contribute
significantly to the inefficiency of the overall system. I described a novel integrated
Class-E power amplifier design that used a simple control strategy to minimize such
losses. At 10mW load power consumption, I measured overall link efficiencies of 74%
and 54% at 1mm and 10mm coil separations respectively, in good agreement with
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Table 4.4: Final System Performance
Component Performance A VDD =1.8V
Gate Driver 46pW
Gate Switching Controller 56upW
Power Switch, M RDS,on " 5•Q
Qi,eff 35
Q2 90
?7total A 1mW 66% @ d = 1mm
62% A d = 6mm
51% @ d = 10mm
?7total ( 10mW 74% A d = 1mm
66% A d = 6mm
54% @ d = lOmm
System Efficiency: f= 6.78MHz, V DD= 1.8V, Q = 35, Q2= 90
1mm
1 Onme
Max. Efficiency w/ Q Lopt= f(k )
S . . .-- Efficiency @ P =10mWOUT
....... Efficiency @ P OUT 1mW
.• ... "2•..:.:. O. . .
U 2 
-1 010- 10 100
k
Figure 4-16: A comparison between the asymptotically efficient coupled resonator
power transfer system (Q1 = 35,Q2 = 90) is shown with my system. The top curve
indicates the maximum possible efficiency for an adapting load condition (Equation
4.15). The dashed theory curve indicates efficiency for the fixed loading condition,
QL,opt, (Equation 4.13). My system performance is shown for 10mW and 1mW oper-
ation.
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Figure 4-17: A plot of the efficiency is shown for a sweep in the power level by
changing the class-E supply voltage. The efficiency of each mechanism is shown for
comparison. At low power levels, controller power and losses in the rectifier contribute
most to inefficiency of the system.
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my theoretical predictions of the link's efficiency. At 1mW load power consumption,
I measured link efficiencies of 67% and 51% at 1mm and 10mm coil separations
respectively, also in good accord with theoretical predictions. In both cases, the
link's rectified output DC voltage varied by less than 16 percent over link distances
that ranged from 2mm to 10mm.
Now that I have demonstrated key building blocks of the cochlear implant system,
I will describe an full system that takes advantage of each of the systems described
in the previous chapters.
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Chapter 5
A Low-Power Transcutaneous
Cochlear Implant System With
Feedforward Power Control
To this point, this thesis has described some individual subsystems of a bionic ear.
Each of these parts, including the front-end, compression AGC, and power transfer
system are important to the power consumption and performance of an implant.
Over the years cochlear implants have evolved from a simple device that connected
the front-end output directly to a one-electrode stimulation array, to multielectrode
devices with complex time-dependent neural coding strategies [2].
In Chapter 1 I introduced the idea of a transcutaneous cochlear implant. Figure
1-2 showed how the systems in a modern cochlear implant are organized. This chapter
will describe a complete bionic ear system from microphone to the power delivered
to the electrode driver array. Two key components of the complete system have been
ignored. These are the data transfer system, and the current stimulator chip. Data
links across thin layers of skin can achieve as little as 2nJ per bit [11]. For our system
the data link could be included for less than 10W. The current stimulator chip
is not critical to proving the value of my system design because the power that it
consumes is being accounted for in a model load.
This chapter is organized as follows: Section 5.1 describes a low-power bionic
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ear processing chip which performs the programmable analog channel-wise signal
processing. Section 5.2 describes the overall system board and a feedforward power
controller. Section 5.3 describes the results for both fixed and adaptive electrode
power schemes. In Section 5.4 I summarize the experimental results for the bionic ear
board. Finally, I discuss the lessons and contributions of this thesis in Section 5.5.
5.1 Analog Bionic Ear Processing (ABEP) System
Current implant speech-processing strategies are based on a mel cepstrum filter bank
with 8-20 channels. The mel scale maps frequencies to a scale that is perceptually
linear for human listeners [42]. A mel filter bank uses linearly spaced center frequen-
cies up to 1kHz and logarithmically spaced center frequencies above 1kHz. The log
energy of each of these channels is then further processed to stimulate the 8-20 elec-
trodes to stimulate the auditory nerve. Using significantly more electrodes is often
not useful because the electrodes interact with each other due to current spreading
in the cochlear tissue.
A 16-channel implant processing system, designed by the AVBS team at MIT, and
diagrammed in Figure 5-1, meets these signal processing needs with remarkably low
power. I will describe how this was accomplished in general terms. More extensive
details of the chip are presented in [6][36][41].
This section describes the parts of the bionic ear processor chip developed between
2002 and 2005 in the Analog VLSI and Biological Systems group at MIT. First, I
describe how the front-end and gain control circuits are programmed and used in the
cochlear implant processing chip. Second, an outline of the channel programming and
operation is presented.
5.1.1 Front-end Signal Processing
First, the low-noise preamplifier described in Chapter 2 amplifies signals from a low-
power microphone or auxiliary inputs. Bias currents, generated from the current
reference, were bypassed to the supplies to remove additional coupling pathways.
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Micro
Figure 5-1: An analog bionic ear processor chip architecture is diagrammed. The
signal path consists of a programmable front-end and 16 programmable channels.
The bias generator connections to each of the analog blocks are not shown to avoid
clutter on the figure.
Table 5.1: Programming variables in ABEP front-end and Single-loop AGC
Parameter Number of Bits Programming Range
Compression Ratio (a) 4 1 - 1.67
Maximum Gain (Knee) 4 1- 12
Attack Time-Constant 4 4ms - 50ms
Release Time-Constant 4 20ms - 280ms
Although the analog front-end is a single-ended circuit, the PSRR performance is
quite good due to active supply filtering. To preserve this supply immunity as much
as possible, a matched level shifting circuit is used to couple the audio signal and the
reference for the next stage - the automatic gain control circuit.
A single-loop AGC, similar to the one described in Chapter 3, further amplifies
the signal with programmable gain control parameters. Similar to the tested designs
described previously, this integrated version has 16 programmable bits controlling
parameters summarized in Table 5.1.
After the signal has been amplified and compressed to 57dB IDR, a buffer is used
to drive the inputs to 16 channels. A buffer is needed because the input of each
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channel is a capacitive attenuator load which can be modeled as an electrical load of
approximately 1pF.
5.1.2 Programmable Processing Channel
This section describes the programmable channel in the bionic ear processing chip.
First, the signal is bandpass filtered by a programmable Gm-C filter [72]. To shift
the dynamic range of the standard diff-pair Gm-C topology to a larger voltage swing,
a capacitive divider is used to attenuate the signal prior to filtering.
The envelope of this signal is then estimated by converting the filter output to
a current, rectifying it and filtering this current in a current-mode filter with pro-
grammable asymmetric attack and release time constants [34]. The channel's loga-
rithmic A/D converter has programmable calibration and sampling-rate parameters
[73].
The output of the bionic ear processor uses a common electrode-stimulation strat-
egy that applies current pulses to the electrodes in numerical order starting from the
lowest frequency and finishing at the highest frequency. Called continuous interleaved
sampling (CIS), this strategy ensures that no more than one electrode is being stim-
ulated at a time by scanning the A/D channel output bits into a parallel data bus
whose bits are timed with an output clock.
To program various on-chip parameters, current-mode DACs are biased from a
PTAT reference circuit. To program each channel independently during patient cal-
ibration, a programming clock shifts parallel bits to each channel. Distributing the
bias currents directly to each channel, instead of distributing gate voltages, reduces
the effect of threshold voltage mismatch on the biasing. The programmable parame-
ters for each channel are shown in Table 5.2.
To improve the robustness of this bionic ear processor with temperature, a constant-
gm current reference circuit is included to bias all of the analog circuits. The current
reference is designed to provide a current that is proportional to absolute temperature
(PTAT), to compensate for the change in saturation current of all the devices on the
chip.
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Table 5.2: Programming variables in each ABEP channel
Parameter Number of Bits Programming Range
Bandpass filter center frequency 7 109Hz - 7054Hz
Bandpass filter Q 7 0.187 - 12.1
Envelope detector attack time-constant 2 Ims - 4ms
Envelope detector release time-constant 3 3ms - 24ms
Log-A/D minimum current reference 3 50pA - 400pA
:nd
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Figure 5-2: The analog bionic ear processing chip die photo shows each of the signal
processing and biasing stages. This die is 10mm x 10mm and requires only four off-
chip components to operate - an off-chip microphone and two gain-setting resistors
are needed as well as a clock source. This chip operates from a 2.8V supply with only
90MA of current.
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Figure 5-3: An outline of the transcutaneous implant architecture using the ABEP
processor and power system chip. Clock generation for the power amplifier and the
ABEP is done by the power system chip. The ABEP chip accepts audio input from
microphones and auxiliary sources, programming bits from an external memory, and
sends CIS output bits to the power system chip for feedforward programming of the
just-needed power for the implanted unit.
The overall chip consumes 901 A of power from a 2.8V supply for a total power
consumption of 251tfW. A die photograph of the chip is shown in Figure 5-2. The
design was fabricated in the AMI MOSIS 1.5/m BiCMOS process.
5.2 A Transcutaneous Bionic Ear Implant
To date, bionic ears have been designed with the microphone and signal processing on
the outside of the body and stimulation underneath the skin. Any connection through
the skin is avoided in implanted design to prevent infection for the patient. Access to
the external signal processing components also gives transcutaneous implants greater
flexibility for reconfiguration and updates without additional surgery. The implanted
unit consumes power primarily to stimulate the electrodes with current pulses. Stim-
ulation power can be anywhere from 1mW to 10mW depending on the design of the
electrode array and the positioning of the array inside the cochlear tube.
The system architecture which I explored for a low-power transcutaneous implant
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is diagrammed in Figure 5-3. First, audio inputs are processed by the channels and
digitized as described above. The CIS outputs are then clocked sequentially into the
power system chip registers. To minimize the power drawn outside the body I only
want to deliver the power to the implant that is needed for this stimulation.
Because we know how much power is needed outside the body, it is possible to
program the power level dynamically using the ABEP data stream. The feedforward
power control circuit converts these bits into a current and performs a nonlinear
mapping from the current to a needed supply control voltage, VREG. The power
delivered to the implanted secondary is modulated by then controlling the supply
voltage of the class-E amplifier, VDD,ClassE. This is done by using the VREG voltage
to control an off-chip switching regulator, the LTC3405A [74].
Also shown in Figure 5-3 are the clock generation and distribution blocks. The
power system chip connects to an off-chip crystal reference at 6.75MHz to generate a
clock for the power system and the bionic ear processor.
A two-chip solution of this type has a number of benefits. First, the low-noise
analog circuits can be implemented on a separate die from high-current switching
circuits. This helps to reduce pickup and interference which may not be entirely at-
tenuated by the supply rejection techniques applied in the front-end circuits. Second,
it is advantageous to have a more advanced process, with smaller minimum device
lengths, available for the power system. Devices with high W/L ratios reduce the
amount of gate-charge needed to realize a small on-resistance in power switching
devices reducing both the conduction and switching losses.
5.2.1 Feedforward Power Control
The implanted unit rectifies power in the secondary resonator onto a supply capac-
itor, CRECT. Charge for the electrode driver is drawn from this capacitance during
stimulation. As I noted in Chapter 4, I can make an approximate linear model of
the CIS electrode driver load by determining the voltage-current relationship for the
entire electrode array. Using a simple electrode model with series resistance, RE,
and electrolyte capacitance, CE, shown in Figure 5-4, I can write the needed internal
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VDD,In t Tpuise = 8gs - 3 2 ps
ISTIM= 100pA - 1mA
CREC f
TTTTT
Figure 5-4: A simplified model of the internal electrical load is shown for a simple CIS
stimulation strategy. An array of N electrodes is stimulated with a biphasic current
pulses of length Tprjse x 2. Each electrode is stimulated with a repetition frequency
of fcIs and each pulse can have a range of current intensities at each electrode from
100pA to 1mA.
Table 5.3: Approximate CIS/Electrode Parameters
Parameter Value
N 16
ISTIM 1001LA - ImA
fcis 2kHz
Tpulse 30ps
RE 5kQ
CE 20nF
supply voltage,
VDD,It = STIM T se + VDS,Sat. (5.1)
Here, VDS,Sat is the compliance voltage of the current source. The total current drawn
from the internal supply is,
ITotal = ISTIMNfCISTPulse, (5.2)
where N is the number of channels, and fcis is the stimulation frequency for each
electrode.
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To simplify my design, I write an approximate resistance for the stimulator load,
from Equations 5.1 and 5.2, and using the range of parameters for the electrodes in
Table 5.3. For these typical values I expect to see an effective load of 7.5kn - 12kg.
This resistance is largely insensitive to the stimulation current level because the more
current is used, the higher the voltage on each electrode, meaning the overall network
still acts as a linear element dissipating charge from the internal supply capacitor.
The supply capacitor, CRECT, must be large enough to ensure that sufficient
charge can be supplied during the current pulses without the voltage dipping below
the driver compliance. During any given time period the maximum voltage needed
for a set of stimulation currents I is max(I)RL. Also, during this time-frame, the
power needed in the stimulator is the sum of power consumptions due to each CIS
stimulation event. Approximating the total power needed in the stimulator,
N N
Patim 2Tpulse E VDD,IntI = 2TpulseRLmax(1) Ij. (5.3)
j=1 j=1
A simple upper bound on this power consumption is,
Pstim < 2NTpul•max(i) 2RL. (5.4)
This may overestimate the power required in the implanted stimulator; however, it
ensures that the drivers never run out of charge in the supply. Solving for the desired
internal supply voltage function from Eq. 5.4,
VDD,int OC maz(I) (5.5)
Conceptually, the factor that decides the amount of charge needed is the average
power in a given time window, not the peak current. So, although the range of
power levels needed internally is from 1mW to 10mW, the voltage on a resistive load
only changes by a factor of v•10. This is consistent with the approximation made in
Chapter 4 that treated the internal load as a resistor.
Figure 5-5 shows the conceptual diagram for the feedforward controller. The
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Figure 5-5: Block diagram of feedforward control for just-needed power.
current data stream is peak detected with a current-mode asymmetric time-constant
filter similar to the one used in the AGC to extract the maximum current. It is also
possible that during periods of silence the data stream indicate the need for zero
stimulation power. A practical implanted unit could still require a small amount
of static power; therefore, a minimum power level should also be available. A DC
current, representing a minimum power level, is added to ensure the implanted unit
has some power at all times. A subthreshold square-root circuit scales the currents
and a maximum-current circuit ensures the power level does not exceed safety limits.
In Figure 5-5 the time constant due to the power system is small compared to the
rate of change of speech signals. The dynamics of the charging and discharging of
the implanted supply voltage are dominated by the effect of the rectifier charging the
capacitor, CRECT and the rectifier resistance. I have modeled these dynamics with
a first-order time-constant, r,ect. This time-constant can be computed from nonlin-
ear simulations; however, I have measured this time-constant under our operating
condition and found it to be quite fast.
The effective time constant for the entire power system using the design described
in Chapter 4 was r,ect -_ 140ps. A large step in the required current could potentially
appear before VDD,int had time to charge. This issue could be addressed by introduc-
ing a small finite delay of several milliseconds in the stimulation currents to allow the
implanted unit supply to charge. A patient's ability to use other sensory queues, such
as lip reading, are not affected by delays of less than 10ms. A potential stimulation
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delay of 4Trect would, therefore, not be perceptually significant and should not affect
patient performance.
5.2.2 Feedforward Controller Circuits
The digital CIS stimulation data is a parallel stream of seven bits. The low-power
circuits to process this data stream and program the implant power are shown in
Figure 5-6. Positive going transitions in an additional digital signal, the CIS clock,
indicate when the data is valid to be latched. A set of edge-triggered latches store
the bits and set the switch voltages for a current-mode digital to analog converter
(DAC). To reduce overhead, I only use 16 power levels, therefore, only the four most
significant bits D 7 - D4 are latched. The DAC circuit scales the reference current
IDAC,Ref by the four bit code with devices, M1 - M4 . A DC current in M5 is added
to set a minimum power level. The current reference was IDAC,Ref = 10nA to ensure
the subsequent translinear circuits would operate below threshold.
The peak detector circuit, consisting of devices M6 - M10, filters the DAC current
with asymmetric time constants. This circuit is described in detail in [34]. The pair of
devices M7 and Ms alternate which capacitor is charged, C, or Cr. This results in one
time constant 7, for increasing currents and another time constant r, for decreasing
current. I chose the time constants such that the charging time would be short in
comparison with stimulation rate, i.e. Ta - 200ns. A release time constant that is
relatively slower than the attack time constant gives this circuit a peak detection
effect. Choosing a release time constant that is roughly the length of a frame CIS
data (7-, " 2ms) assures that the highest power level needed during the frame is
transmitted to the implant.
A square-root circuit then maps the 16 current levels to a scale that will corre-
spond to a change in power level of a factor of 10. Computing the translinear circuit
operation by summing the gate-source voltages of devices M11 - M14 , and equating
the product of the currents, I obtain,
iPROG = FILTISQRT. (5.6)
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Figure 5-6: Feedforward circuits control the power level dynamically. Circuits are
described in the text.
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Finally, the program current iPROG is compared with a maximum current, IMAX-
To protect the implant from operating above a maximum power level, the smaller of
these two currents conducts to the output. A scaling factor of 10 reduces the size
of the resistor needed at RREG which ensures that parasitic capacitance at the VREG
node will not slow down the controller response.
5.3 Results
The low-power cochlear implant system was assembled on a PCB board, shown in
Figure 5-7, to test the functionality of the power system. While the board that
demonstrates this functionality is large (4" x 7"), miniaturization of this system is not
difficult. Most of the critical off-chip components are done with surface mount versions
to ensure that the efficiency can still be achieved with a small physical footprint. The
chips were mounted in standard ceramic test packages. To reduce their footprint these
ICs can be mounted directly with chip-on-board techniques to drastically reduce the
area.
A 2.8-V supply provides power to the ABEP chip and the analog components on
the power system chip. A 1.8-V supply powers clock generation and digital controller
on the power system chip. The CIS data stream and clocking information is streamed
from the bionic ear chip to the power system chip. Audio inputs were done using an
auxiliary connection as well as the FG-3329 microphone.
The cochlear implant board was tested for two sets of conditions. First, the system
was tested to demonstrate the data dependent power level programming using the
switching regulator. I also tested this system without the regulator to show how
the system would perform at a static power level and without the inefficiency of the
regulator.
In both of these tests the stimulation load was modeled with a passive resistor RL.
This simplified arrangement allows me to test the efficiency without implementing a
particular stimulation scheme. I have shown above that using a passive load is a
reasonable approximation to the CIS stimulation strategy.
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Figure 5-7: A photo of my implant system test board shows the analog bionic ear
processor (ABEP) and the power system chip. A programming interface allows config-
uration of 86 patient parameters. The secondary board with the rectifier and resistive
load model are not shown.
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Figure 5-8: The off-the-shelf switching regulator configuration is shown with the
output network and feedback control from the power chip. The battery and output
supply voltages were bypassed with ceramic and electrolytic capacitors to improve
ripple rejection and stability.
5.3.1 Feedforward Control Performance
The range of VREG was set by an off-chip pull-down resistor, RREG, of 2MQ. Both
ISQRT and IMAX were set on-chip to 85nA and 120nA, respectively. The peak output
current was 1.2pA for a maximum control voltage of 2.4V. A set of power system
chips were tested and the maximum output current varied by 12% over three tested
chips. The power regulator was configured as shown in Figure 5-8 with feedback
control of the output voltage from the power system chip.
Figure 5-9 shows a sweep of the digital code control from the ABEP under these
conditions. The roughly square-root relationship of input current to regulator voltage
produce an almost linear relationship in the power dissipated in the resistive load.
Figure 5-10 shows a breakdown of the power dissipation for the various components
of the implant system. The quiescent power, including the clock generator circuits, the
signal processing in the ABEP, and the power system control circuits, were measured
once and assumed constant for all coil separations. These constant dissipations from
both the 2.8V and 1.8V supplies total 498pW. The Useful Power line represents
the sum of power used to process the signal and the power delivered to the implanted
load. The measured points, indicating the Total Power Consumption, indicate all
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Feedforward Control of the Internal Supply VDD,Int
Code
Figure 5-9: A sweep of the power level is shown for the 16 possible input codes. The
top trace shows the regulator voltage, VREG. The bottom trace shows the power
dissipated in the internal stimulator for all code settings.
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5.3.2 Fixed Power Performance
The feedforward system relies on the LTC3405 switchin
supply voltage. Unfortunately, this converter has a great deal
 of power overhead andp o vrer tovserhea Cand-
System
Coil Separation Distance, d (mm) Total Power (mW)
6mm 
2
.86mW
10mm 
3
.01mW
3
.5mW
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Figure 5-11: A breakdown of the power consumption in the implant board is shown for
a fixed power level case at 1mm coil separation. Constant power dissipations; ABEP,
clock generator, and control circuits, were measured and assumed to be constant for
all operating power levels. The Useful Power represents the total power delivered
to the load, RL, plus the constant power dissipation terms.
is ill-suited for low-power loads, i.e. below 10mW. A set of performance metrics for
a fixed Class-E supply voltage, generated ideally in the lab, shows more clearly the
performance of the circuits designed in this thesis. Note that a more suitable power
amplifier design, one in which the transmitted power level could be modulated more
simply, is desirable. Appendix C discusses just such a design.
Figure 5-11 shows a breakdown of the power dissipation for this fixed power config-
uration. In this case, the measured points indicating the Total Power Consump-
tion,'indicate all of the power consumption from both 1.8V and 2.8V supplies as
well as a third supply for the Class-E voltage. Table 5.5 summarizes the total power
consumption for a 1mW load power at several coil separation distances.
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Table 5.5: Total Power Consumption for 1mW Load Power of Fixed Power Bionic
Ear System
Coil Separation Distance, d (mm) Total Power (mW)
Imm 2.21mW
6mm 2.36mW
10mm 2.76mW
5.4 Summary
Using the systems described in Chapters 2, 3, and 4, and a low-power bionic ear
processor, I have demonstrated a low-power cochlear implant signal and power pro-
cessing system. My design implements an adaptive power transmission scheme to
provide the needed power at the implanted unit and minimize the wasted power in
the stimulator circuits for power levels from 1mW - 10mW.
At a load power consumption of 1mW and coil separation of 6mm, I measured
3mW of total power consumption from the 2.8V and 1.8V supplies. If I remove
the switching regulator losses and fix the delivered power level, the power drops to
2.36mW. This demonstrates a low-power 80dB-input high-PSRR system with better
than 10x improvement from traditional cochlear implant designs.
This power is the lowest reported for a system that includes a wide dynamic
range programmable front-end, cochlear implant channel processing, a transcutaneous
power system and power consumption of the electrode array. This low power level
means lower cost implant systems as well as better reliability and autonomy for
cochlear implant patients.
5.5 Lessons of this Thesis
Each of the systems I have explored in this thesis represents a set of lessons on
low-power mixed signal systems design. To build a low-power cochlear implant has
required innovation in three areas. First is the design of low-power, flexible, and
noise-immune front ends. Second, intelligent management of dynamic range has been
accomplished by hybrid control of a feedback gain control circuit. Finally, a low-
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power transcutaneous power link that uses a feedback method for optimized efficiency
performance has been demonstrated.
5.5.1 Low-Power Analog Front End
The front end was designed around a sense-amplifier topology. This design gave me
the flexibility to multiplex auxiliary input signals, each with its own gain settings.
Using feedback to remove DC current from the microphone signal improves the signal
swing and reduces the power consumption of the output stage. Moreover, using
feedback to regulate the microphone circuit helped to reduce noise coupling from the
supply.
The integrated supply filters were critical to realizing supply immunity in the
noisy environment of a mixed-signal bionic ear system. Like traditional supply filters
that attempt to trade output voltage swing for supply immunity with passive filters,
my system sacrifices some output range. Because my design is active, however, I am
able to take advantage of the high output impedance of MOS devices to attenuate
supply noise coupling. A brief comparison of passive supply filters and active supply
filters is given in Appendix A.
5.5.2 Dual-loop AGC
In the dual-loop AGC, I am trying to build a system which adapts to both short-
term information in the signal as well as long-term trends in the signal. My signal
processing strategy in the dual-loop AGC system used low-power decision circuits
and implicit state storage to avoid digitization of the wide dynamic range signals.
Each decision about a transition between fast control and slow control represents a
decision about the information in the sound waveform.
A conventional signal processing approach would proceed by digitizing the analog
signal as soon as possible. This is a more general solution because then the cost of
making any and all decisions concerning the signal state are already precomputed.
That is to say that quantization, as performed by an analog-to-digital converter,
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is a form of deciding what the value of the signal is at all times within some bit
precision and sample timing. As a result, signal processing using the conventional
signal processing strategy is more power intensive requiring a digitally programmable
variable gain amplifier, high-speed A/D converter and a DSP [5].
In this sense, both the dual-loop AGC system and the ABEP system share a
common economy: By delaying digitization until the information has been processed
into a convenient and information-dense (i.e. low-bandwidth and low-SNR) form,
hybrid analog computation avoids unnecessary discrete computations [7].
The challenge for analog computation continues to be whether the robustness
and programmability of digital systems can be retained in a low-power analog im-
plementation of a comparable algorithm. My AGC demonstrates programmability
of six compression parameters and can implement an intelligent speech compression
algorithm with significantly less power consumption than A/D-DSP based designs.
5.5.3 Transcutaneous Inductive Power Links
In this thesis, making an efficient power link required focus on two areas. First, a
feedback model of the losses in magnetically coupled resonators yielded a maximum
efficiency design for the secondary circuit. Second, a simple low-loss power driver was
designed around the principle of minimizing switching losses.
The feedback model yielded the insight that a tradeoff exists between the energy
distribution in the secondary coil and the efficiency of energy coupling between the
primary and the secondary. I provide a closed form solution for the optimal loading
condition and outline a design procedure for the primary and secondary circuit pa-
rameters. By choosing a Class-E power amplifier topology that minimizes switching
losses the efficiency of these two blocks together is asymptotic to the predicted theory.
The problem with this approach is that it did not simultaneously consider the
energy wasted in controlling the power level of this amplifier continuously. The only
convenient way to change the power level in this amplifier is to change the supply
voltage. Instead, a more comprehensive power amplifier would have been able to
easily change the power level, while still achieving a reasonably high power efficiency.
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A Class-D driver design, discussed briefly in Appendix C, would have been a better
choice for overall system integration with power control.
5.5.4 Transcutaneous Bionic Ear System
I have built a board that puts the systems described in this thesis together. The
performance of this board shows the promise of the low-power processing techniques
for a cochlear implant discussed in this thesis. The key ideas that have made this
possible are my low-power analog signal processing strategy, a feedback model for
efficient magnetic power transfer, and low-loss power driver. The motivations that
initiated this thesis work were to lower the cost of implanted hearing instruments to
make them a viable choice for more people in the world. If these techniques can be
applied in future designs then this effort has been well worth the time and sacrifice
that it required.
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Appendix A
Comparison of Passive and Active
Supply Filters
In Chapter 2, I presented a cascoded DC current source design that filters the supply
voltage to prevent in-band noise from coupling into the active analog circuits. This
appendix clarifies the benefits of this approach over output filters or passive supply
filters.
To filter noise from the supply, there are several systems approaches. One strategy
is to include filters in the output of the sense amplifier, subsequent to the amplifier
altogether. Another strategy is to filter the supply directly, before it gets to sensitive
signal processing circuitry. To maximize the attenuation of unwanted signals prior
to A/D and nonlinear stages, which can rectify unwanted noise and produce aliasing,
all of these strategies can be used together.
Consider the active elements in the filters presented in Chapter 2. These devices
could have been replaced with resistors. Using an active device as the filter element,
however, has the advantage of high saturation output resistance without the voltage
drop associated with a passive resistance of the same size. This has the added benefit
of reducing the low-pass filter rolloff corner. The power consumption and roll-off
frequency of series supply filters are summarized in Table A. For these results, I
have assumed a DC current of IDc flowing through the elements, as well as a filter
capacitor, CFILT.
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Table A.1: Some Figures of Merit for Active and Passive R-C Supply Filters
R-C Lowpass Active: Above VT Active: Below VT
Power Dissipation ID CRFILT > IDCr, (VGS - VT) > IDC6 ot
Rolloff Frequency 1 gm ( GGD K) IDc GGD )RFILTCFILT CFILT CGS+CGD / tCFILT CGS+CGD
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Appendix B
Optimal Sizing of the Power Switch
in the Class-E Power Amplifier
In Chapter 4 I described a simple but efficient power driver for transcutaneous im-
plants. I presented an overall efficiency analysis that emphasized the quality factor
of the resonators. This appendix explores the Class-E driver efficiency by attempting
to account for conduction and switching losses in each of the components. I will also
briefly describe how to chose the device sizing to minimize conduction and switching
losses at the same time.
The amplifier of interest is shown in Figure 4-10. The active device to optimized,
M, acts as a switch to alternate between open and short circuit to ground at the
node vd. Losses in the DC/AC converter due to this switch are critical to efficiency
because current in the inductor, LRFC, conducts through this device. Also, the device
provides a path through which the L1-C1 network resonates.
B.1 nMOS Switching Device
Each power switch device was composed of many parallel devices each 12pm wide by
0.5pm long in the AMI MOSIS 0.5pm CMOS process. Each device has a measured
gate capacitance of approximately 21fF. With VGs = 1.8V the series resistance of
this tiny device is roughly 500Q5. To scale the device for convenient integration and
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IC layout, a multiplicity M of these unit devices are connected in parallel.
The series resistance of the switch devices can also be altered by changing the
switching supply voltage. The limitation on this is that the other digital control
circuits have less reliable startup below 1.6V. This is because the process threshold
voltages are VT, ,- 0.6V and VTp - 0.9V for n- and p-devices, respectively. By
reducing the digital supply voltage, I can save gate switching power, however, the
clock generator startup is not as robust.
B.2 Losses in Primary Circuit
Looking at the models for the Class-E circuit in both the FET-on and FET-off phases
in Figure B-1. First, I assume that the primary resonator elements, including the
feedback effect from the secondary, form a high-Q oscillator. This oscillator has an
rms current of ir,, at all times during the switching cycle. I can write all of the
power dissipation in the primary resonator during the FET-on phase,
P = irms 2 (RDS,on + Z(1 - L(s))) (B.1)
w 2 M 2
i,,rm) 2R DS,on + lirms 2R + lirms (B.2)
Primary Conduction Losses Delivered to SecondaryDelivered to Secondary
Using Eq. B.1, and knowing the power delivered to the secondary circuit, I can
compute the other losses from device and element parameters. Some additional con-
siderations need to be made to include approximate losses from the other elements in
the Class-E amplifier.
B.2.1 Switching Considerations
In hard switched amplifier topologies, like the one presented in this thesis, switch state
changes will contribute to wasted charge. The class-E output network is intended to
shape the drain transient waveform to ensure that no excess charge is present at the
drain at the time when the FET device is switched on. For this reason, I will assume
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Figure B-1: The conditional linear circuits for a class-E amplifier are shown. On
the left, the FET-off condition is shown with current from the radio frequency choke
(RFC) charges the output network. On the right, the FET-on condition is shown. In
this condition the output capacitance Cs is shorted to ground, the tank self-resonates
and the RFC is fluxed by connecting it to ground.
for the analysis in this section that the charge wasted at the drain node is not a
significant contributor to overall wasted power. Charge is wasted, however, at the
gate node where an inverter is used to hard switch the node from OV to VDD and
back.
Unlike the linear resonator case above, the switching Class-E driver is a time-
varying circuit. Several assumptions need to be made and discussed to continue with
the analysis. The assumptions I am making are:
* The primary resonator is high-Q: When loaded by the secondary, the quality
factor of the primary is roughly equal to the loaded quality factor of the sec-
ondary, Q' _ QL. For my system, this quality factor is - 10. This value of this
assumption is that current in the resonator can be approximated as a sinusoid.
* Duty Cycle of 50%: This is a useful assumption to avoid integrating over frac-
tions of the cycle. Figure 4-14 shows that his is not altogether unreasonable.
* IRFC = irms : This assumes that the converter acts as a DC/AC current con-
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verter. This is only strictly true if the converter is perfectly efficient. This
assumption is, therefore, only useful as a lower bound for conduction losses in
the choke inductor LRFC-
* Soft switching of Vd: Because the output capacitance, Cs, is small, and the
waveform shaping strategy for soft switching is at least partly effective over all
coil separations, this is a reasonable assumption and greatly simplifies wasted
power calculations.
In the FET-off case, the DC current in the choke is charging the drain node,
Vd. If the duty cycle is approximately 50% I will approximate the average current
in the radio-frequency choke (RFC) is also irms. Second, during the FET-on phase,
this current is also conducted through the active device, contributing to conduction
losses. I can also include the switching charge to drive the gate of the FET device at
frequency, w/27r, from OV to rail voltage VDD. A new version of Eq. B.1 would be,
P ~ lirms)2 (RRFC + 2 .5RDs,on + R 1) + f CgateV~D + lirms (B.3)
Wasted UUseful
This form is only an approximate form for the losses in the Class-E driver, however,
it is worth noticing a few effects. First, when the primary and secondary coils are
very close together, i.e. the skin flap is thin, the "Useful" term will draw less current
in the primary. This results in lower conduction losses and a higher proportion of
switching losses. When the coils are well separated, however, conduction losses will
become more significant.
To compute an effective efficiency of the Class-E and primary-secondary coupling
given these approximate device losses, I write the ratio of useful to total power dissi-
pations,
lirmsj 2w 2M2
ro "R_ . (B.4)irms I2 (RRFC + 2.5RDS,on R1) + f CgateD + li w2M2 rL
Using this form, and a breakdown of the different mechanisms, I can show the optimal
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device sizing in the 0.5pm CMOS technology. To compare with Figure 4-17, the
efficiency metric being discussed in this appendix includes the controller efficiency,
and primary-secondary coupling, but does not include the rectifier inefficiency, or the
secondary efficiency.
B.3 Design Performance
The design presented in Chapter 4 used a device with 100 of the fingered devices
described above. Using Eqs. B.3 and B.4 I can compare the loss mechanisms given a
delivered power level of 1mW, and various coil coupling factors corresponding to the
varying skin-flap thicknesses that are encountered in patients.
The upper set of traces in Figure B-2 show the breakdown of all loss mechanisms
in the primary class-E amplifier from Chapter 4. Notice that in this low-power situa-
tion, the conduction loss in the active devices are significantly greater than the gate
switching loss. This indicates that a larger device, one with a lower series resistance,
would produce better overall efficiency.
B.4 Sizing the Device for Optimal Performance
If I now vary the multiplicity of the devices to achieve better performance over a
variety of operating conditions. Figure B-3 shows a computation of the efficiency
from Eq. B.4. The peak efficiency is seen shifting to a higher multiplicity as the
coupling between the coils decreases. This can be explained by thinking about how
the secondary impedance is reflected in the primary circuit changing the primary
current.
At higher coupling the feedback impedance from the secondary is large, and only
a small amount of current is needed to deliver the desired power to the secondary.
Switching losses, therefore, are more critical at high coupling. Thus, for the k =
0.16 case (near 1mm coil separation), the optimal device size is near M = 100, as
fabricated. As the coils are separated, however, more current flows in the primary
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x 10-4 Losses in Class-E Driver for 1mW delivered to Secondary: M = 100
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Figure B-2: The top set of traces show a breakdown of conduction and switching
losses in the Class-E amplifier for a useful power of 1mW. The conduction loss in the
switch dominates the losses in the system for the M = 100 device. The bottom graph
shows the efficiency from Eq. B.4 for a 1mW load power.
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Figure B-3: A set of efficiency traces are shown for various coupling conditions. The
optimal device sizing is different depending on coil separation due to changing current
levels in the primary circuit.
circuit because feedback from the secondary circuit is weaker. In this case, larger
devices are desirable because they produce less conduction loss.
Since a single size must be chosen for IC fabrication, a typical coupling could be
chosen corresponding to an average skin thickness of 6mm, or k = 0.1. From Figure
B-3 multiplicity should be M _ 200. This ensures a good tradeoff between efficiency
for thin skin and thick skin. A device with M = 200 would have an RDS,on 2" 2.5n
and a gate capacitance of Cg,,t 21 4.2pF.
Choosing this new sizing, I can recompute the losses for various couplings or skin
flap thicknesses. Figure B-5 shows the loss breakdown for the M = 200 device and
for 1mW load power. Notice that the switching power now dominates the losses for
couplings above k = 0.1.
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x 10- 4 Losses in Class-E Driver for 1mW delivered to Secondary: M = 200
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Figure B-4: A breakdown of conduction and switching losses in the Class-E amplifier
for a useful power of 1mW. The conduction loss in the switch dominates the losses in
the system for the M = 200 device. The bottom graph shows the efficiency from Eq.
B.4 for a 1mW load power.
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Figure B-5: The traces from Figure 4-16 are shown with an additional curve for the
maximum possible efficiency given an improved primary quality factor, Qi, from 35
to 51. The improvement in efficiency is anywhere from 4% to 7% over the range of
couplings.
B.5 Efficiency Comparison
In this appendix I have focused on an explicit computation of the losses, where in
Chapter 4 I emphasized a quality factor based approach to computing efficiency. To
reconcile these viewpoints I have computed how the effective Q of the primary would
change for device multiplicities from M = 100 to M = 200. The Q of the primary
would improve from 35 to 51. This is a significant improvement considering the cost
in gate drive power would only increase from 46pW to 95,aW for 1mW of useful
power.
Figure B-5 shows a comparison trace with data from Chapter 4. In the coupling
range of interest, an improvement of 4% to 7% can be realized by simply by choosing
the device size more carefully.
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Appendix C
Class-D Amplifier Design for
Transcutaneous Power Links
The simplicity of the switching control in a Class-E topology is desirable because it
reduces the amount of circuitry. Whatever benefit accrues from this, however, is lost
because the power level of the Class-E system is not easily controlled. Indeed, in the
system described in Chapter 5 over 700pW of power are wasted in a poorly suited
off-the-shelf switching buck converter.
A Class-D driver is another switching topology which could be better suited for
driving the transcutaneous coupled resonators described in Chapter 4. It is better
suited for two reasons. First, the voltage stresses on the integrated devices are reduced
by hard switching them completely. Second, the power level can be controlled by
changing the phase of the gate-drive signals [75]. This appendix describes the design
and simulated performance of a Class-D amplifier.
C.1 Class-D Power Amplifier
Figure C-1 shows a simple model of a bridged Class-D converter. Devices M1 and M2
switch like a digital inverter, alternately connecting the node vad to VDD or ground.
Devices M3 and M4 switch vd2 with the opposite phase to maximize the AC voltage
across the resonator network, L 1 - C1. To switch the stacked nMOS devices, M,
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Figure C-1: A bridged Class-D topology is shown. Active devices hard-switch the
drain nodes, Vdl and vd2. Power level can be controlled by delaying the switching
waveform by a phase angle, 6.
and M3, requires a gate-drive network which references the gate-drive signal to the
sources, Vdl and vd2. This can be accomplished with a transformer gate-drive [75],
or with a dedicated supply rectified from the primary circuit using a diode-capacitor
network [74].
To change the power level, the right-most device switching voltages can be shifted
by some phase delay 6. This has the effect of reducing the pulse width of the square
wave across the resonator network, reducing the overall power level. This power-
control strategy is more efficient because it does not require changing the supply
voltage, VDD, with a separate converter.
Unlike the Class-E there is no attempt made to soft-switch the drain capacitances,
Cs. Also, there are more device gates to switch. Note that the additional losses of this
design may seem counterproductive, however, this design affords the major benefit of
simple control of the power level. As for generation of the device control waveforms,
changing the phases of the gate-drive waveforms could be performed by a tapped
delay line [76].
C.1.1 Class-D Design and Optimization
The coupled magnetic resonators can be designed in the same way as the set in
Chapter 4 as a similar design procedure is applicable. I will assume that the same
quality factors can be achieved for elements in the primary and secondary circuits.
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Efficiency for 1 mW Useful Power at Various Couplings (Eq. C.1)
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Figure C-2: The efficiency, computed from Equation C.1, is plotted for various device
sizings. Losses in the rectifier were not included in this calculation.
I can compute the losses in this system in an approximate fashion by summing
all of the power dissipations in the circuit using an approach similar to the one used
in Appendix B for the Class-E amplifier. The series resonant circuit will conduct
in phase with the switching waveform, therefore, the conduction loss of the active
devices contributes in a similar way to the series resistance, R 1. Writing the total
power in the circuit,
P = irmsI2 (R + 2RDS,on + W M2 ) + 4fCgateV•ate + 2fCsVDD. (C.1)
Following a similar procedure to Appendix B, I can compute an optimal device size
and plot the approximate efficiency for various switch sizings. Note that for this
design, the switching losses are proportionally larger, therefore, I would expect that
a smaller device size will be closer to the optimal efficiency condition.
Using Figures C-2 and C-3 I have chosen a multiplicity M = 500 for the Class-D.
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Losses in Class-D Driver for 10mW delivered to Secondary, M=500
. .....
..........
0.06 0.07 0.08 0.09 0.1 0.11 0.12 0.13 0.14 0.15 0.16
Coupling Factor (k)
Efficiency
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Figure C-3: A breakdown of the loss mechanisms is shown as the coil coupling is
changed for 10mW of power delivered to the load. This calculation assumed that
maximum power was being delivered, i.e. 6 = 0'.
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L2
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6.42/iH Q2 - 90
77pF
5.51pH Q1 - 90
100pF
M = 500 12Lm x 0.5pm
1.2V
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This provides the best tradeoff between switching and conduction losses for average
coupling factors. Note that these calculations were done for the maximum power
level, where the switching waveforms for the right and left inverters are completely
out of phase, i.e. 6 = 00. At higher 6, where the power level is lower, the conduction
occurs over a shorter fraction of the cycle, breaking the assumptions that make the
simple Equation C.1 possible.
C.2 Simulation Results
To simulate this alternative power amplifier topology, I chose the primary and sec-
ondary networks according to similar considerations from Section 4.2. In the sec-
ondary network, I included the Schottky rectifiers to model rectifier losses. I included
the power consumption of a simple gate-driver circuit for calculation of the total
power consumption. The parameters used for these simulations are summarized in
Table C.1. The gate drive voltage swing Vgate is considerably larger than the power
supply voltage VDD to drive the devices well into triode conduction.
C.2.1 Efficiency
Figure C-4 shows two sets of traces. First, the power level is shown varying with the
conduction angle. An optimum coupling of k 2ý 0.1 was chosen to obtain some power-
level immunity to changes in coil separation. The efficiency is plotted below these
traces for the same set of conduction angle conditions. Since these curves account for
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Figure C-4: Power level and efficiency are shown for various phase angles, 6.
the rectifier losses, the efficiency is considerably lower at lower power levels.
To get a sense of how much benefit a Class-D power driver would have for the
system presented in Chapter 5, consider the operation at an internal power level of
1mW and a coupling of k = 0.1, corresponding to approximately 6mm coil separation.
Under these conditions, the total power consumption of the hypothetical Class-D sys-
tem would be 2.5mW. This simulated design compares favorably with the feedfoward
design presented in Chapter 5 which consumes 3.01mW under the same conditions.
Considering that a Class-D power driver places reduced voltage stress on the active
devices, this would improve the robustness of a fully integrated design.
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